

# Platform Flash XL High-Density Configuration and Storage Device

DS617 (v2.2) October 29, 2008

**Preliminary Product Specification** 

### **Features**

- In-System Programmable Flash Memory Optimized for Virtex<sup>®</sup>-5 FPGA Configuration
- High-Performance FPGA Bitstream Transfer up to 800 Mb/s (50 MHz<sup>(1)</sup> × 16-bits), Ideal for Virtex-5 FPGA PCI Express<sup>®</sup> Endpoint Applications
- MultiBoot Bitstream, Design Revision Storage
- FPGA Configuration Synchronization (READY\_WAIT) Handshake Signal
- ISE<sup>®</sup> Software Support for In-System Programming via Xilinx<sup>®</sup> JTAG Cables<sup>(2)</sup>
- Standard NOR-Flash Interface for Access to Code or Data Storage
- Operation over Full Industrial Temperature Range (-40°C to +85°C)
- Common Flash Interface (CFI)
- Low-Power Advanced CMOS NOR-Flash Process
- Endurance of 10,000 Program/Erase Cycles Per Block
- Power Supplies
  - Industry-Standard Core Power Supply Voltage (V<sub>DD</sub>) = 1.8V
  - 3.3V, 2.5V, or 1.8V I/O (V<sub>DDQ</sub>) Power Supply Voltage

- Memory Organization
  - 128-Mb Main Array Capacity
  - 16-bit Data Bus
  - Multiple 8-Mb Bank Architecture for Dual Erase/Program and Read Operation
  - 127 Regular 1-Mb Main Blocks
  - 4 Small 256-Kb Parameter Blocks
- Synchronous/Asynchronous Read Modes
  - Power-On in Synchronous Burst Read Mode at up to 54 MHz
  - Asynchronous Random Access Time = 85 ns
  - Accelerated Asynchronous Page Read Mode
- Protection
  - Default Block Protection at Power-Up
  - Hardware Write Protection (when V<sub>PP</sub> = V<sub>SS</sub>)
- Security
  - Unique Device Number (64-bits)
  - One-Time-Programmable (OTP) Registers
- Small-Footprint (10 mm × 13 mm) FT64 Packaging

# Description


A reliable compact high-performance configuration bitstream storage and delivery solution is essential for the high-density Virtex-5 FPGAs. Platform Flash XL is the industry's highest performing configuration and storage device and is specially optimized for high-performance Virtex-5 FPGA configuration and ease-of-use. Platform Flash XL integrates 128 Mb of in-system programmable flash storage and performance features for configuration within a small-footprint FT64 package (Figure 5). Power-on burst read mode and dedicated I/O power supply enable Platform Flash XL to mate seamlessly with the native SelectMap configuration interface of Virtex-5 FPGAs. A wide, 16-bit data bus delivers the FPGA configuration bitstream at speeds up to 800 Mb/s without wait states.

Platform Flash XL is a non-volatile flash storage solution, optimized for FPGA configuration. The device provides a READY\_WAIT signal that synchronizes the start of the FPGA configuration process, improving both system reliability and simplifying board design. Platform Flash XL can download an XC5VLX330 bitstream (79,704,832 bits) in less than 100 ms, making the configuration performance of Platform Flash XL ideal for Virtex-5 FPGA Endpoint solutions for PCI Express and other high-performance applications.

System considerations can lower the configuration clock frequency below the maximum clock frequency for the device. To determine the maximum configuration clock frequency, check the minimum clock period (T<sub>KHKH</sub>) for the chosen I/O voltage range (V<sub>DDQ</sub>), the clock High-to-output valid time (T<sub>KHQV</sub>), and the FPGA SelectMAP setup time.

<sup>2.</sup> ISE software supports indirect, in-system programming via specific configurations of Virtex-5 FPGAs and Platform Flash XL devices (see "iMPACT Programming Solution for Prototype FPGA Designs," page 12).

<sup>© 2007–2008</sup> Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.




System considerations can lower the configuration clock frequency below the maximum clock frequency for the device. To determine the
maximum configuration clock frequency, check the minimum clock period (T<sub>KHKH</sub>) for the chosen I/O voltage range (V<sub>DDQ</sub>), the clock Highto-output valid time (T<sub>KHQV</sub>), and the FPGA SelectMAP setup time.


#### Figure 1: Platform Flash XL Delivers Reliable, High-Performance FPGA Configuration

Platform Flash XL is a single-chip configuration solution with additional system-level capabilities. A standard NOR flash interface (Figure 2) and support for common flash interface (CFI) queries provide industry-standard access to the device memory space. The Platform Flash XL's 128 Mb capacity can typically hold one or more FPGA bitstreams. Any memory space not used for bitstream storage can be used to hold general purpose data or embedded processor code.

Platform Flash XL integrates well with the Xilinx design and debug tool suite for Virtex-5 FPGAs. The ISE software supports indirect, in-system programming of Platform Flash XL via the single IEEE Standard 1149.1 (JTAG) port on the Virtex-5 FPGA for prototype programming (Figure 3).



#### Figure 2: Standard NOR Flash Interface for User Access to Memory





# **Flash Memory Architecture Overview**

Platform Flash XL is a 128-Mb (8 Mb  $\times$  16) non-volatile flash memory. The device is in-system programmable with a 1.8V core (V<sub>DD</sub>) power supply. A separate I/O (V<sub>DDQ</sub>) power supply enables I/O operation at 3.3V, 2.5V, or 1.8V. An optional 9V V<sub>PP</sub> power supply can accelerate factory programming.

A common flash interface (CFI) provides access to device memory (Figure 3, page 2). Moreover, Platform Flash XL supports multiple read modes. A 23-bit address bus provides random read access to each 16-bit word. Four words occupy each page for accelerated page mode reads. The device powers-up in a synchronous burst read mode capable of sequential read rates up to 54 MHz.

Platform Flash XL has a multiple-bank architecture. An array of 131 individually erasable blocks are divided into 16, 8-Mb banks. Fifteen main banks contain uniform blocks of 64 Kwords, and one parameter bank contains seven main blocks of 64 Kwords, plus four parameter blocks of 16 Kwords.

*Note:* The device is electronically erasable at the block level and programmable on a word-by-word basis.

The multiple-bank architecture allows dual operations read operations can occur on one bank while a program or erase operation occurs in a different bank. However, only one bank at a time is allowed to be in program or erase mode. Burst reads are allowed to cross bank boundaries.

Table 1 summarizes the bank architecture, and the memory map is shown in Figure 4, page 4. The parameter blocks are located at the top of the memory address space in Platform Flash XL.

Number	Bank Size	Parameter Blocks	Main Blocks	
Parameter Bank	8 Mbits	4 blocks of 16 Kwords	7 blocks of 64 Kwords	
Bank 1	8 Mbits	_	8 blocks of 64 Kwords	
Bank 2	Bank 2 8 Mbits –		8 blocks of 64 Kwords	
Bank 3	8 Mbits	-	8 blocks of 64 Kwords	
:	:	÷	÷	
Bank 14	8 Mbits	_	8 blocks of 64 Kwords	
Bank 15	8 Mbits	_	8 blocks of 64 Kwords	

Each block can be erased separately. Erase operations can be suspended in order to perform a program or read operation in any other block and then resumed. Program operations can be suspended to read data at any memory location except for the one being programmed, and then resumed.

Program and erase commands are written to the command interface of the memory. An internal program/erase controller takes care of the timing necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the status register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array. At power-up, the device is configured for synchronous read. In synchronous burst read mode, data is output on each clock cycle at frequencies of up to 54 MHz. The synchronous burst read operation can be suspended and resumed.

When the bus is inactive during asynchronous read operations, the device automatically switches to an automatic standby mode. In this condition the power consumption is reduced to the standby value, and the outputs are still driven.

Platform Flash XL features an instant, individual blocklocking scheme, allowing any block to be locked or unlocked with no latency, and enabling instant code and data protection. All blocks have three levels of protection. Blocks can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase: when  $V_{PP}$ =  $V_{PPLK}$  all blocks are protected against program or erase. All blocks are locked at power-up.

The device features a separate region of 17 programmable registers whose values can be protected against further programming changes. Sixteen of these registers are each 128-bits in size, with the 17<sup>th</sup> register subdivided into two 64-bit registers. One of the 64-bit registers contains a factory preprogrammed, unique device number, permanently protected against modification. The second 64-bit register is user-programmable.

All bits within these registers (except for the permanentlyprotected unique number register) are one-timeprogrammable (OTP) — each bit can be programmed only once from a one-value to a zero-value.

Two protection lock registers can be programmed to lock any of the 17 protectable registers against further changes. One protection lock register contains bits that determine the protection state of the two special 64-bit registers. The bit corresponding to the unique device number register is preprogrammed to ensure the unique device number register is permanently protected against modification. The second protection lock register contains OTP bits that correspond the protection state each of the remaining 16 registers.

Platform Flash XL is available in a  $10 \times 13$  mm, 1.0 mm-pitch FT64 package and supplied with all the bits erased (set to '1').

Table 1: Bank Architecture





Figure 4: Platform Flash XL Memory Map (Address Lines A22 – A0)

# **Pinout and Signal Descriptions**

See Figure 5 and Table 2 for a logic diagram and brief overview of the signals connected to this device.

#### Table 2: Signal Names

Signal Name	Function	Direction
A22-A0	Address Inputs	Inputs
DQ15-DQ0	Data Input/Outputs, Command Inputs	I/O
Ē	Chip Enable	Input
G	Output Enable	Input
W	Write Enable	Input
RP	Reset	Input
WP	Write Protect	Input
К	Clock	Input
Ē	Latch Enable	Input
READY_WAIT	Ready/Wait	I/O
V <sub>DD</sub>	Supply Voltage	_
V <sub>DDQ</sub>	Supply Voltage for Input/Output Buffers	_
V <sub>PP</sub>	Optional <sup>(1)</sup> Supply Voltage for Fast Program and Erase	_
V <sub>SS</sub>	Ground	_
V <sub>SSQ</sub>	Ground Input/output Supply	-
NC	Not Connected Internally	_



#### Notes:

1. Typically,  $V_{PP}$  is tied to the  $V_{DDQ}$  supply on a board. See the  $V_{PP}$  Program Supply Voltage section for alternate options.

# Address Inputs (A22-A0)

The Address inputs select the words in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

### Data Inputs/Outputs (DQ15-DQ0)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

# Chip Enable ( $\overline{E}$ )

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at  $V_{IL}$  and Reset is at  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$ , the memory is


deselected, the outputs are high impedance, and the power consumption is reduced to the standby level.

# Output Enable (G)

The Output Enable input controls data outputs during the Bus Read operation of the memory. Before the start of the first address latching sequence (FALS), the Output Enable input must be held Low before the clock starts toggling.

# Write Enable ( $\overline{W}$ )

The Write Enable input controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable, whichever occurs first.



DS617\_10\_110807

#### Notes:

1. See the FT64/FTG64 package specifications at http://www.xilinx.com/support/documentation/package\_specifications.htm.

Figure 6: FT64 Package Connections (Top View through Package)

### Write Protect (WP)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V<sub>IL</sub>, the Lock-Down is enabled, and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at V<sub>IH</sub>, the Lock-Down is disabled, and the Locked-Down blocks can be locked or unlocked.

# Reset (RP)

The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance, and the current consumption is reduced to the Reset supply current  $I_{DD2}$ . After Reset all blocks are in the Locked state, and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting reset mode the device enters the synchronous read mode and the FALS is executed.

# Latch Enable ( $\overline{L}$ )

Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at  $V_{\rm IL}$  and inhibited when Latch Enable is at  $V_{\rm IH}$ .

The Latch Enable ( $\overline{L}$ ) signal must be held at V<sub>IH</sub> during the power-up phase, during the FALS restart phase and through the entire FALS.

In asynchronous mode, the address is latched on  $\overline{L}$  going High. or addresses are sent continuously if  $\overline{L}$  is held Low. During Write operations,  $\overline{L}$  can be tied Low (V<sub>IL</sub>) to allow the addresses to flow through.

# Table 3: Latch Enable Logic Levels in Synchronous and Asynchronous Modes

Operation	Asynchronous	Synchronous		
Bus Read	Х	V <sub>IH</sub>		
Bus Write	X or toggling	X or toggling		
Address Latch	Toggling	Toggling		
Standby	X	Х		
Reset	V <sub>IH</sub>	V <sub>IH</sub>		
FALS	V <sub>IH</sub>	V <sub>IH</sub>		
Power-up	V <sub>IH</sub>	V <sub>IH</sub>		

# Clock (K)

The Clock input synchronizes the memory to the FPGA during synchronous read operations. The address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V<sub>IL</sub>. Clock is ignored during asynchronous read and in write operations.

# Ready/Wait (READY\_WAIT)

**Caution!** The READY\_WAIT requires an external pull-up resistor to  $V_{DDQ}$ . The external pull-up resistor must be sufficiently strong to ensure a clean, Low-to-High transition within less than one microsecond (T<sub>RWRT</sub>) when the READY\_WAIT pin is released to a high-impedance state.

READY\_WAIT can perform one of two functions. By default, READY\_WAIT is an input/open-drain ready signal coordinating the initiation of the device's synchronous read operation with the start of an FPGA configuration sequence. Optionally, READY\_WAIT can be dynamically configured as an output wait signal, indicating a wait condition during a synchronous read operation.

Upon a power-on reset (POR) or  $\overline{\text{RP}}$ -pin reset event, the device drives READY\_WAIT to  $V_{\text{IL}}$  until the device is ready to initiate a synchronous read or receive a command. When the device reaches an internal ready state from a reset condition, READY\_WAIT is released to a high-impedance state (an external pull-up resistor to  $V_{\text{DDQ}}$  is required to externally pull the READY\_WAIT signal to a valid input High). The device waits until the READY\_WAIT input becomes a valid input High before permitting a synchronous read or accepting a command. Connecting the READY\_WAIT to the FPGA

INIT\_B pin in a wired-and circuit creates a handshake coordinating the initiation of the device synchronous read with the start of the FPGA configuration sequence.

When READY\_WAIT is an input/open-drain ready signal, the system can drive READY\_WAIT to  $V_{IL}$  to reinitiate a synchronous read operation. A valid address must be provided to the device for a reinitiated synchronous read operation.

Optionally, READY\_WAIT can be configured as an output signaling a wait condition during a synchronous read operation. The wait condition indicates a clock cycle during which the output data is not valid. When configured as an output wait signal, READY\_WAIT is high impedance when Chip Enable is at  $V_{IH}$  or Output Enable is at  $V_{IH}$ . Only when configured as a wait signal, READY\_WAIT can be configured to be active during the wait cycle or one clock cycle in advance, and the READY\_WAIT polarity can be configured.

# V<sub>DD</sub> Supply Voltage

 $V_{DD}$  provides the power supply to the internal core of the memory device and is the main power supply for all operations (Read, Program and Erase).

# V<sub>DDQ</sub> Supply Voltage

 $V_{DDQ}$  provides the power supply to the I/O pins and enables all outputs to be powered independently of  $V_{DD}\!$ 

# **V<sub>PP</sub> Program Supply Voltage**

 $V_{\text{PP}}$  is either a control input or a power supply pin, selected by the voltage range applied to the pin.

If  $V_{PP}$  is kept in a low voltage range (0V to  $V_{DDQ}$ ),  $V_{PP}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives absolute protection against program or erase, while  $V_{PP}$  in the  $V_{PP1}$  range enables these functions.  $V_{PP}$  is only sampled at the beginning of a program or erase — a change in its value after the operation starts does not have any effect, and all program or erase operations continue.

If  $V_{PP}$  is in the range of  $V_{PPH}$ , the signal acts as a power supply pin. In this condition  $V_{PP}$  must be stable until the Program/Erase algorithm is completed.

# V<sub>SS</sub> Ground

 $\ensuremath{\mathsf{V}_{SS}}$  Ground is the reference for the core supply and must be connected to the system ground.

# V<sub>SSQ</sub> Ground

 $V_{SSQ}$  Ground is the reference for the input/output circuitry driven by  $V_{DDQ}.$   $V_{SSQ}$  must be connected to  $V_{SS}.$ 

**Note:** Each device in a system should have  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{PP}$  decoupled with a 0.1  $\mu$ F ceramic capacitor close to the pin (high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package). The PCB track widths should be sufficient to carry the required  $V_{PP}$  program and erase currents.

# **FPGA Configuration Overview**

Platform Flash XL enables the rich set of Virtex-5 FPGA configuration features without additional glue logic. The device delivers the FPGA bitstream at power-on through a 16-bit data bus at data rates up to 800 Mb/s. Virtex-5 FPGAs can also be configured from one of many design/revision bitstreams stored in the device. These revision bitstreams are accessed through the Virtex-5 family's MultiBoot addressing and fallback features available in specific system configurations with Platform Flash XL. For detailed descriptions of the Virtex-5 FPGA configuration features and configuration procedure, see UG191, *Virtex-5 FPGA Configuration User Guide*.

At a high level, the general procedure for FPGA configuration from Platform Flash XL is as follows:

 A system event, such as power-up, initiates the FPGA configuration process.

- 2. The FPGA and Platform Flash XL release their respective INIT\_B and READY\_WAIT pins, synchronizing the start of the configuration process.
- 3. The FPGA samples its mode pins to determine its configuration mode.
- 4. The device latches its starting address for its impending burst read operation.
- 5. Each 16-bit word of the bitstream is synchronously transferred from the device to the FPGA at each rising edge of the configuration clock.
- 6. The FPGA begins operation and asserts DONE to indicate the completion of the configuration procedure.

Platform Flash XL<sup>(1)</sup> can configure the Virtex-5 FPGA using either Master BPI-Up<sup>(2)</sup>, Slave-SelectMAP, or Master-SelectMAP configuration modes (Slave-SelectMAP mode is recommended). See Table 4 for a summary of attributes for different configuration modes and memories.

	Platform	Third-Party Standard BPI		
	High-Performance Configuration Mode	Flash (85-ns Access Time)		
FPGA Configuration Mode	Slave-SelectMAP mode	Master-BPI mode	Master-BPI mode	
Guaranteed Bitstream Transfer Bandwidth at Best Clock Setting	800 Mb/s <sup>(1)</sup>	248 Mb/s <sup>(2)</sup>	112 Mb/s <sup>(3)</sup>	
Power Sequence Immunity	✓	Special precautions required <sup>(4)</sup>	Special precautions required <sup>(4)</sup>	
Multipurpose FPGA Pins Actively Used During Configuration <sup>(5)</sup>	17 <sup>(6)</sup>	46	46	
Xilinx Support	$\checkmark$	✓	For limited setups <sup>(7)</sup>	
MultiBoot Capable	$\checkmark$	✓	✓	

# Table 4: Virtex-5 FPGA Configuration Mode Overview

#### Notes:

- 1. External configuration clock source frequency = 50 MHz.
- 2. Bandwidth considers Virtex-5 FPGA  $F_{MCCKTOL} = \pm 50\%$ . BitGen ConfigRate = 31.
- Bandwidth considers Virtex-5 FPGA F<sub>MCCKTOL</sub> = ±50%. BitGen ConfigRate = 21, bpi\_page\_size = 4, bpi\_1st\_read\_cycle = 3. First word access time = 85 ns; Page word access = 25 ns.
- 4. The Platform Flash XL can only delay the start of the FPGA configuration process by holding its READY\_WAIT pin Low when both its V<sub>DD</sub> and V<sub>DDQ</sub> power supplies have risen and triggered a POR before the FPGA releases its INIT\_B pin. On the other hand, when the Platform Flash XL V<sub>DD</sub> is the last power supply to rise in the system, the FPGA can power on, the FPGA INIT\_B pin can pull High, and the FPGA can start counting forward its BPI read address before the Platform Flash XL has initiated a POR and becomes ready to output data. For details, see the Power-On Sequence Precautions description in the Byte Peripheral Interface Parallel Flash Mode section of the Virtex-5 FPGA Configuration User Guide.

5. Number of multipurpose pins is in addition to dedicated configuration pins. See "Pin Definitions" in UG195, Virtex-5 FPGA Packaging and Pinout Specification, for pin types.

- 6. If using the indirect BPI programming solution, 46 multipurpose FPGA pins are active during programming in addition to the dedicated configuration pins.
- 7. See XAPP973, Indirect Programming of BPI PROMs with Virtex-5 FPGAs.

<sup>1.</sup> Platform Flash XL does not support FPGA configuration in the following modes: JTAG, Master-Serial, Slave-Serial, Master-SPI, and Master-BPI-Down.

<sup>2.</sup> BPI-Up = Byte (or word) peripheral interface in which the flash read address counts upward during the configuration process. For details, see the *Virtex-5 FPGA Configuration User Guide*.

### Slave-SelectMAP Configuration Mode

Platform Flash XL achieves maximum configuration performance when the Virtex-5 FPGA is in Slave-SelectMAP configuration mode. In the Slave-SelectMAP mode, a stable, external clock source can drive the synchronous bitstream transfer from the device to the Virtex-5 FPGA up to the maximum burst read frequency ( $T_{CLK}$ ). See the SelectMAP Configuration Interface section in the *Virtex-5 FPGA Configuration User Guide* for details of the Slave-SelectMAP mode.

In the Slave-SelectMAP configuration mode, the configuration sequence is as follows:

- 1. A system event such as power-up initiates the FPGA configuration process. External passive components default the device for output read operation.
- The FPGA and Platform Flash XL release their respective INIT\_B and READY\_WAIT pins, synchronizing the start of the configuration process.
- 3. The FPGA samples its mode pins to determine the Slave-SelectMAP configuration mode.


- 4. The device latches its starting address from the default, static state of the address bus for its impending burst read operation.
- 5. Each 16-bit word of the bitstream is synchronously transferred from the device to the FPGA at each rising edge of the configuration clock. An external clock source is required to drive the configuration clock.
- 6. The FPGA begins operation and asserts DONE to indicate the completion of the configuration procedure.

The Virtex-5 family's Slave-SelectMAP configuration mode includes the following significant features and requirements:

- A external clock source drives the synchronous bitstream transfer resulting in a precise FPGA configuration time.
- On-board pull-up or pull-down resistors set the device control pins for output read mode.
- On-board pull-up or pull-down resistors set the device burst read start address.

*Note:* The Virtex-5 FPGA fallback feature is disabled in the Slave-SelectMAP mode.

Figure 7, page 10 shows an example connection of a Virtex-5 FPGA connected to a Platform Flash XL for Slave-SelectMAP configuration mode.



- The JTAG connections are shown for a simple, single-device JTAG scan chain. When multiple devices are on the JTAG scan chain, use the proper IEEE Std. 1149.1 daisy-chain technique to connect the JTAG signals. The TCK signal integrity is critical for JTAG operation. Route, terminate, and if necessary, buffer the TCK signal appropriately to ensure signal integrity for the devices in the JTAG scan chain.
- 2. The FPGA mode (M[2:0]) pins are shown set to Slave-SelectMAP mode (110). The implementation of a board-level option that enables the user to change the FPGA mode pins to JTAG mode (101) is strongly recommended to enable full JTAG-based debug capability for the FPGA during design prototyping.
- 3. CCLK signal integrity is critical. Route and terminate the CCLK signal appropriately to ensure good signal integrity at the XCF128X K pin and at the FPGA CCLK pin.
- 4. The iMPACT software requires the Virtex-5 FPGA's IO\_L9P\_CC\_GC\_4 connection to the device's L pin to support JTAG-based indirect programming.
- 5. The FPGA HSWAPEN pin is tied to ground in this sample schematic. HSWAPEN can alternatively be tied High. Review the FPGA data sheet for the affect of the alternate HSWAPEN setting.
- 6. The Virtex-5 FPGA does not support AES decryption in the 16-bit wide configuration mode shown in this sample schematic. Thus, the VBATT decryptor key battery power supply is unused and is tied to GND.
- 7. The FPGA RS[1:0] pins are not connected in this sample schematic. The RS[1:0] pins can be connected to Platform Flash XL address pins for MultiBoot reconfiguration.
- 8. DONE LED lights when DONE is High. INIT\_B/CRC-Error LED lights when INIT\_B is Low. Adjust the LED circuits and pull-up values for desired lighting results.
- 9. Each Platform Flash XL address pin requires a separate pull-down resistor to GND to ensure the XCF128X flash latches the zero address at the start of configuration.

#### Figure 7: Example Connections for High-Performance Virtex-5 Family Slave-SelectMAP Mode Configuration from Platform Flash XL with JTAG-Based Programming Support

### **Alternate Configuration Modes**

Platform Flash XL is optimized for the Virtex-5 FPGA Slave-SelectMAP configuration mode. Alternatively, Platform Flash XL can configure a Virtex-5 FPGA via the Master-SelectMAP or Master-BPI-Up mode, albeit with compromises.

#### Master-SelectMap Mode

Platform Flash XL connectivity for Master-SelectMAP mode is similar to the Slave-SelectMAP mode; however, there are a few key differences. For Master-SelectMAP mode:

- Mode pins (M[2:0]) must be properly set for Master-SelectMAP mode.
- The FPGA drives the configuration clock (CCLK) no external clock source is needed.
- The FPGA master configuration clock tolerance (F<sub>MCCKTOL</sub>) limits the nominal configuration clock frequency setting to 31 MHz or slower.
- The Virtex-5 FPGA fallback feature is available in the Master-SelectMAP mode.

#### Master-BPI-Up Mode

Platform Flash XL has a standard flash interface compatible with the Master-BPI-Up configuration mode. The key requirements for FPGA configuration from Platform Flash XL via the Master-BPI-Up mode include:

- Mode pins (M[2:0]) must be set for Master-BPI-Up mode.
- Special control of the power supply sequence or delay of the FPGA configuration process can be required to ensure power-on readiness of the Platform Flash XL before the FPGA BPI address sequence.
- FPGA drives the configuration clock (CCLK) no external clock source is needed.
- The FPGA master configuration clock tolerance (F<sub>MCCKTOL</sub>) limits the nominal configuration clock frequency setting to 31 MHz or slower (which is at least twice as fast as most standard flash PROMs).
- The Virtex-5 FPGA fallback feature is available in the Master-BPI-Up mode.

See <u>UG438</u>, *Platform Flash XL User Guide*, for additional information on using the Platform Flash XL with the FPGA in Master-BPI-Up mode.

# **Programming Overview**

Programming solutions satisfying the requirements for each product phase are available for Platform Flash XL. ISE software provides integrated programming support for the FPGA design engineer in the prototyping environment. Third-party programming support is also available for the demands of the manufacturing environments.

### iMPACT Programming Solution for Prototype FPGA Designs

Xilinx ISE software has integral support for in-system programming enabling rapid develop-program-and-test cycles for prototype FPGA designs. The software can compile the FPGA design into a configuration bitstream and program the bitstream into a Platform Flash XL in-system via a Xilinx JTAG cable (Figure 8).

The iMPACT software tool within the ISE software suite formats the FPGA user design bitstream into a flash memory image file and programs the device via a Xilinx JTAG cable connection to the JTAG port of the Virtex-5 FPGA. For the programming process, the iMPACT software first downloads a pre-built bitstream containing an insystem programming engine into the Virtex-5 FPGA. Then, the iMPACT software indirectly programs the FPGA user design bitstream into a Platform Flash XL via the in-system programming engine in the Virtex-5 FPGA. **Note:** For iMPACT software indirect in-system programming support, a specific set of connections is required between the Virtex-5 FPGA and Platform Flash XL. See Figure 7, page 10 for recommended connections. iMPACT supports reading and writing of only the main memory array. iMPACT does not support reading or writing of special data registers, for example, electronic signature codes, protection registers, or OTP registers.

# **Production Programming Solutions**


For the requirements of manufacturing environments, multiple solutions exist for programming Platform Flash XL. Programming support is available for the common production programming platforms.

**Note:** Check with the third-party vendor for the availability of Platform Flash XL programming support.

#### **Device Programmers**

Device programmers can gang program a high volume of Platform Flash XL in an minimum of time. Third-party device programmer vendors, such as BPM Microsystems, support programming of Platform Flash XL.

See <u>http://www.xilinx.com/support/programr/dev\_sup.htm</u> for a sample list of third-party programmer vendors supporting Platform Flash XL.





# **Bus Operations**

There are six standard bus operations that control the device: Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset (Table 5).

### **Bus Read**

Bus Read operations are used to output the contents of the Memory Array, Electronic Signature, Status Register and Common Flash Interface. Both Chip Enable and Output Enable must be at  $V_{IL}$  in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see "Command Interface," page 14).

### **Bus Write**

Bus Write operations write commands to the memory or latch Input Data to be programmed. A Bus Write operation is initiated when Chip Enable and Write Enable are at  $V_{IL}$  with Output Enable at  $V_{IH}$ . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses can be latched prior to the write operation by toggling Latch Enable (when Chip Enable is at  $V_{IL}$ ).

The Latch Enable signal can also be held at  $V_{IL}$  by the system, but then the system must guarantee that the address lines remain stable for at least  $T_{WHAX}$ .

**Note:** Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

### **Address Latch**

Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at  $V_{IL}$  during address latch operations. Addresses are latched on the rising edge of Latch Enable.

### **Output Disable**

The outputs are held at high impedance when Output Enable is at  $\ensuremath{\mathsf{V}_{\text{IH}}}$ 

### Standby

Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at  $V_{IH}$ . Power consumption is reduced to the standby level  $I_{DD3}$ , and the outputs are set to high impedance independently from Output Enable or Write Enable. If Chip Enable switches to  $V_{IH}$  during a program or erase operation, the device enters Standby mode when finished with the program or erase operation.

### Reset

During Reset mode, the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at  $V_{IL}$ . Power consumption is reduced to the Reset level independently from Chip Enable, Output Enable or Write Enable. If Reset is pulled to  $V_{SS}$  during a Program or Erase, this operation is aborted and the memory content is no longer valid.

Oneration	Ē	G	w	-	RP	READY_	DQ15-DQ0	
Operation	E	G	vv	L	۳r	CR4 = 1	CR4 = 0	DQ15-DQ0
Bus Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> <sup>(4)</sup>	V <sub>IH</sub>	Hi-Z	-	Data output
Bus Write	V <sub>IL</sub>	$V_{\text{IH}}$	$V_{\text{IL}}$	V <sub>IL</sub> <sup>(4)</sup>	V <sub>IH</sub>	Hi-Z	-	Data input
Address Latch	V <sub>IL</sub>	Х	$V_{\text{IH}}$	V <sub>IL</sub>	V <sub>IH</sub>	Hi-Z	-	Data output or Hi-Z <sup>(5)</sup>
Output Disable	$V_{IL}$	$V_{\text{IH}}$	$V_{\text{IH}}$	Х	V <sub>IH</sub>	Hi-Z	Hi-Z	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	V <sub>IH</sub>	Hi-Z	Hi-Z	Hi-Z
Reset	Х	Х	Х	Х	V <sub>IL</sub> <sup>(6)</sup>	V <sub>IL</sub> <sup>(7)</sup>	_	Hi-Z
FALS	$V_{IL}$	$V_{\text{IL}}$	$V_{\text{IH}}$	V <sub>IH</sub>	$V_{\text{IH}}$	Hi-Z	_	Data output

#### Table 5: Bus Operations<sup>(1)</sup>

#### Notes:

- 1. X = Don't care.
- 2. If READY\_WAIT is configured as an output wait signal (CR4 = 0), then the CR10 Configuration Register bit defines the signal polarity.
- 3. <u>READY\_WAIT</u> is configured using the CR4 Configuration Register bit.
- 4.  $\overline{L}$  can be tied to V<sub>IH</sub> if the valid address was previously latched.
- 5. Depends on G.
- 6. The Configuration Register reverts to its default value after a Low logic level ( $V_{IL}$ ) is detected on the  $\overline{RP}$  pin.
- 7. READY\_WAIT pin used as an output. READY\_WAIT goes Low  $T_{PLRWL}$  after  $\overline{RP}$  goes Low.

# **Command Interface**

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register whose output can be read at any time to monitor the progress or the result of the operation.

The Command Interface is set to synchronous read mode when power is first applied, when exiting from Reset, or whenever  $V_{DD}$  falls below its power-down threshold. Command sequences must be followed exactly — any invalid combination of commands are ignored.

Table 6 provides a summary of the Command Interface codes.

#### Table 6: Command Codes

Hex Code	Command
01h	Block Lock Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
2Fh	Block Lock-Down Confirm
40h	Program Setup
50h	Clear Status Register
60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
70h	Read Status Register
80h	Buffer Enhanced Factory Program Setup
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
BCh	Blank Check Setup
C0h	Protection Register Program
CBh	Blank Check Confirm
D0h	Program/Erase Resume, Block Erase Confirm, Block Unlock Confirm, Buffer Program or Buffer Enhanced Factory Program Confirm
E8h	Buffer Program
FFh	Read Array

### **Read Array Command**

The Read Array command returns the addressed bank to Read Array mode. One Bus Write cycle is required to issue the Read Array command. After a bank is in Read Array mode, subsequent read operations output data from the memory array. A Read Array command can be issued to any bank while programming or erasing in another bank. If the Read Array command is issued to a bank currently executing a program or erase operation, the bank returns to Read Array mode but the program or erase operation continues; however the data output from the bank is not guaranteed until the program or erase operation finishes. The read modes of other banks are not affected.

### **Read Status Register Command**

The device contains a Status Register used to monitor program or erase operations.

The Read Status Register command is used to read the contents of the Status Register for the addressed bank. One Bus Write cycle is required to issue the Read Status Register command. After a bank is in Read Status Register mode, subsequent read operations output the contents of the Status Register.

The Status Register data is latched on the falling edge of Chip Enable or Output Enable. Either Chip Enable or Output Enable must be toggled to update the Status Register data.

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Status Register.

A Read Array command is required to return the bank to Read Array mode.

See Table 11, page 23 for the description of the Status Register Bits.

# **Read Electronic Signature Command**

The Read Electronic Signature command is used to read the Manufacturer and Device Codes, Lock Status of the addressed bank, Protection Register, and Configuration Register. One Bus Write cycle is required to issue the Read Electronic Signature command. After a bank is in Read Electronic Signature mode, subsequent read operations in the same bank output the Manufacturer Code, Device Code, Lock Status of the addressed bank, Protection Register, or Configuration Register (see Table 10, page 22).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register Program operations. Dual operations between the Parameter bank and the Electronic Signature location are not allowed (see Table 17, page 36 for details).

If a Read Electronic Signature command is issued to a bank executing a program or erase operation, the bank enters

into Read Electronic Signature mode. Subsequent Bus Read cycles output Electronic Signature data, and the Program/Erase controller continues to program or erase in the background.

The Read Electronic Signature command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Electronic Signature. A Read Array command is required to return the bank to Read Array mode.

# **Read CFI Query Command**

The Read CFI Query command is used to read data from the Common Flash Interface (CFI). One Bus Write cycle is required to issue the Read CFI Query command. After a bank is in Read CFI Query mode, subsequent Bus Read operations in the same bank read from the Common Flash Interface. The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank executing a program or erase operation, the bank enters into Read CFI Query mode. Subsequent Bus Read cycles output CFI data, and the Program/Erase controller continues to program or erase in the background.

The Read CFI Query command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read from the CFI. A Read Array command is required to return the bank to Read Array mode. Dual operations between the Parameter Bank and the CFI memory space are not allowed (see Table 17, page 36 for details).

See "Appendix B: Common Flash Interface," page 65, Table 36, page 65, through Table 45, page 70, Table 38, Table 38 for details on the information contained in the Common Flash Interface memory area.

# **Clear Status Register Command**

The Clear Status Register command can be used to reset (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register. One Bus Write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

# **Block Erase Command**

The Block Erase command is used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost.

If the block is protected, then the erase operation aborts, data in the block is not changed, and the Status Register outputs the error.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and SR5 are set and the command is aborted.

After the command is issued, the bank enters Read Status Register mode, and any read operation within the addressed bank outputs the contents of the Status Register. A Read Array command is required to return the bank to Read Array mode.

During Block Erase operations, the bank containing the block being erased only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query, and Program/Erase Suspend command; all other commands are ignored.

The Block Erase operation aborts if Reset ( $\overline{RP}$ ) goes to V<sub>IL</sub>. As data integrity cannot be guaranteed when the Block Erase operation is aborted, the block must be erased again.

Refer to "Dual Operations and Multiple Bank Architecture," page 35 for detailed information about simultaneous operations allowed in banks not being erased.

Typical Erase times are given in Table 21, page 44.

See Figure 42, page 75, for a suggested flowchart for using the Block Erase command.

# **Blank Check Command**

The Blank Check command is used to check whether a Block is completely erased. Only one block at a time can be checked. To use the Blank Check command,  $V_{PP}$  must be equal to  $V_{PPH}$ . If  $V_{PP}$  is not equal to  $V_{PPH}$ , the device ignores the command and no error is shown in the Status Register.

Two bus cycles are required to issue the Blank Check command:

- The first bus cycle writes the Blank Check command (BCh) to any address in the block to be checked.
- The second bus cycle writes the Blank Check Confirm command (CBh) to any address in the block to be checked and starts the Blank Check operation.

If the second bus cycle is not Blank Check Confirm, Status Register bits SR4 and SR5 are set to '1', and the command aborts.

After the command is issued, the addressed bank automatically enters the Status Register mode and further reads within the bank output the Status Register contents. The only operation permitted during Blank Check is Read Status Register. Dual Operations are not supported while a Blank Check operation is in progress. Blank Check operations cannot be suspended and are not allowed while the device is in Program/Erase Suspend.

The SR7 Status Register bit indicates the status of the Blank Check operation in progress:

- SR7 = '0' indicates that the Blank Check operation is still ongoing.
- SR7 = '1' indicates that the operation is complete.

The SR5 Status Register bit goes High (SR5 = '1') to indicate that the Blank Check operation has failed.

At the end of the operation the bank remains in the Read Status Register mode until another command is written to the Command Interface.

See Figure 39, page 72, for a suggested flowchart for using the Blank Check command.

Typical Blank Check times are given in Table 21, page 44.

# **Program Command**

The program command is used to program a single word to the memory array. If the block being programmed is protected, then the Program operation aborts, data in the block is not changed, and the Status Register outputs the error.

Two Bus Write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller.

After the programming starts, read operations in the bank being programmed output the Status Register content.

During a Program operation, the bank containing the word being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and Program/Erase Suspend command; all other commands are ignored. A Read Array command is required to return the bank to Read Array mode.

Refer to "Dual Operations and Multiple Bank Architecture," page 35 for detailed information about simultaneous operations allowed in banks not being programmed.

Typical Program times are given in Table 21, page 44.

The Program operation aborts if Reset ( $\overline{RP}$ ) goes to V<sub>IL</sub>. As data integrity cannot be guaranteed when the Program operation is aborted, the word must be reprogrammed.

See Figure 38, page 71, for the flowchart for using the Program command.

### **Buffer Program Command**

The Buffer Program Command makes use of the device's 32-word Write Buffer to speed up programming. Up to 32 words can be loaded into the Write Buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered Program command.

Four successive steps are required to issue the Buffer Program command:

1. The first Bus Write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.

After the first Bus Write cycle, read operations in the bank output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), the Buffer Program command must be re-issued to update the Status Register contents.

- 2. The second Bus Write cycle sets up the number of words to be programmed. Value n is written to the same block address, where n + 1 is the number of words to be programmed.
- 3. A total of n + 1 Bus Write cycles are used to load the address and data for each word into the Write Buffer. Addresses must lie within the range from the start address to the start address + n, where the start address is the location of the first data to be programmed. Optimum performance is obtained when the start address corresponds to a 32-word boundary.
- 4. The final Bus Write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the Buffer Program operation must lie within the same block. Invalid address combinations or failing to follow the correct sequence of Bus Write cycles sets an error in the Status Register and aborts the operation without affecting the data in the memory array.

If the block being programmed is protected, an error is set in the Status Register, and the operation aborts without affecting the data in the memory array.

During Buffer Program operations, the bank being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and Program/Erase Suspend command; all other commands are ignored.

Refer to "Dual Operations and Multiple Bank Architecture," page 35 for detailed information about simultaneous operations allowed in banks not being programmed.

See Figure 40, page 73, for a suggested flowchart on using the Buffer Program command.

### **Buffer Enhanced Factory Program Command**

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical. The command is used to program one or more Write Buffer(s) of 32 words to a block. After the device enters Buffer Enhanced Factory Program mode, the Write Buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

If the block being programmed is protected, then the Program operation aborts, data in the block is not changed, and the Status Register outputs the error.

The use of the Buffer Enhanced Factory Program command requires certain operating conditions:

V<sub>PP</sub> must be set to V<sub>PPH</sub>.

- V<sub>DD</sub> must be within operating range.
- Ambient temperature T<sub>A</sub> must be 30°C ±10°C.
- The targeted block must be unlocked.
- The start address must be aligned with the start of a 32- word buffer boundary.
- The address must remain the Start Address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory Program operation, and the command cannot be suspended.

The Buffer Enhanced Factory Program Command consists of three phases: Setup, Program and Verify, and Exit (refer to Table 8, page 21 for detail information).

#### **Setup Phase**

The Buffer Enhanced Factory Program command requires two Bus Write cycles to initiate the command:

- The first Bus Write cycle sets up the Buffer Enhanced Factory Program command.
- The second Bus Write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register.

*Caution!* The read Status Register command must not be issued as it is interpreted as data to program.

The Status Register Program/Erase Controller (P/E.C). Bit SR7 should be read to check that the P/E.C. is ready to proceed to the next phase.

If an error is detected, SR4 goes High (set to '1') and the Buffer Enhanced Factory Program operation is terminated. See "Status Register," page 23 for details on the error.

#### **Program and Verify Phase**

The Program and Verify Phase requires 32 cycles to program the 32 words to the Write Buffer. Data is stored sequentially, starting at the first address of the Write Buffer until the Write Buffer is full (32 words). To program less than 32 words, the remaining words should be programmed with FFFFh.

Four successive steps are required to issue and execute the Program and Verify Phase of the command.

- 1. One Bus Write operation is used to latch the Start Address and the first word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next word.
- 2. Each subsequent word to be programmed is latched with a new Bus Write operation. The address must remain the Start Address as the P/E.C. increments the address location.If any address not in the same block as the Start Address is given, the Program and Verify Phase terminates. Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next word.
- 3. After the Write Buffer is full, the data is programmed sequentially to the memory array. After the program operation, the device automatically verifies the data and reprograms if necessary.

The Program and Verify phase can be repeated without re-issuing the command to program an additional 32word locations as long as the address remains in the same block.

4. Finally, after all words, or the entire block are programmed, one Bus Write operation must be written to any address outside the block containing the Start Address to terminate Program and Verify Phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register can be checked for errors at any time but must be checked after the entire block is programmed.

#### **Exit Phase**

Status Register P/E.C. bit SR7 is set to '1' when the device exits the Buffer Enhanced Factory Program operation and returns to Read Status Register mode. A full Status Register check should be done to ensure that the block is successfully programmed. See "Status Register," page 23 for more details.

For optimum performance, the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded, the internal algorithm continues to work properly, but some degradation in performance is possible. Typical program times are given in Table 21, page 44.

See Figure 46, page 79, for a suggested flowchart on using the Buffer Enhanced Factory Program command.

### **Program/Erase Suspend Command**

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. The command can be addressed to any bank.

The Program/Erase Resume command is required to restart the suspended operation. One Bus Write cycle is required to issue the Program/Erase Suspend command. After the Program/Erase Controller pauses, bits SR7, SR6 and/or SR2 of the Status Register are set to '1'.

The following commands are accepted during Program/Erase Suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI Query

Additionally, if the suspended operation is a Block Erase, then the following commands are also accepted:

- Clear Status Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Lock
- Block Lock-Down
- Block Unlock
- Set Configuration Register

During an erase suspend, the block being erased can be protected by issuing Block Lock or Block Lock-Down commands. When the Program/Erase Resume command is issued, the operation completes.

It is possible to accumulate multiple suspend operations. For example, suspend an erase operation, start a program operation, suspend the program operation, then read the array.

If a Program command is issued during a Block Erase Suspend, the erase operation cannot be resumed until the program operation is complete.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank is in Read Status Register, Read Electronic Signature or Read CFI Query mode, the bank remains in that mode and outputs the corresponding data.

Refer to "Dual Operations and Multiple Bank Architecture," page 35 for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to  $V_{IH}$ . Program/erase is aborted if Reset ( $\overline{RP}$ ) goes to  $V_{IL}$ .

See Figure 41, page 74, and Figure 43, page 76, for flowcharts for using the Program/Erase Suspend command.

### **Program/Erase Resume Command**

The Program/Erase Resume command is used to restart the program or erase operation suspended by the Program/Erase Suspend command. One Bus Write cycle is required to issue the command and can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank is in Read Status Register, Read Electronic Signature or Read CFI Query mode, the bank remains in that mode and outputs the corresponding data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the program operation is complete.

See Figure 41, page 74, and Figure 43, page 76, for flowcharts for using the Program/Erase Resume command.

### **Protection Register Program Command**

The Protection Register Program command is used to program the user one-time-programmable (OTP) segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits (Figure 9, page 22). The segments are programmed one word at a time. When shipped, all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two Bus Write cycles are required to issue the Protection Register Program command:

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation starts. Attempting to program a previously protected Protection Register results in a Status Register error.

The Protection Register Program cannot be suspended. Dual operations between the Parameter Bank and the Protection Register memory space are not allowed (see Table 17, page 36, for details).

The two Protection Register Locks are used to protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to Figure 9, page 22, and Table 10, page 22, for details on the Lock bits.

See Figure 45, page 78, for a flowchart for using the Protection Register Program command.

### Set Configuration Register Command

The Set Configuration Register command is used to write a new value to the Configuration Register. Two Bus Write cycles are required to issue the Set Configuration Register command:

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is A0 = CR0, A1 = CR1, ..., A15 = CR15. Addresses A16-A22 are ignored. Read operations output the array content after the Set Configuration Register command is issued.

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

# **Block Lock Command**

The Block Lock command is used to lock a block and prevent program or erase operations from changing the contents. All blocks are locked after power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command:

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address and locks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 18, page 38 shows the Lock Status after issuing a Block Lock command.

After being set, the Block Lock bits remain set even after a hardware reset or power-down/power-up. They are cleared by a Block Unlock command.

Refer to "Block Locking," page 37 for a detailed explanation. See Figure 44, page 77, for a flowchart for using the Lock command.

### **Block Unlock Command**

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased.

Two Bus Write cycles are required to issue the Block Unlock command:

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address and unlocks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 18, page 38 shows the protection status after issuing a Block Unlock command.

Refer to the "Block Locking," page 37 for a detailed explanation and Figure 44, page 77, for a flowchart for using the Block Unlock command.

# **Block Lock-Down Command**

The Block Lock-Down command is used to lock down a locked or unlocked block.

A locked-down block cannot be programmed or erased. The lock status of a locked-down block cannot be changed when  $\overline{WP}$  is Low (at V<sub>IL</sub>). When  $\overline{WP}$  is High (at V<sub>IH</sub>), the Lock-Down function is disabled, and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command:

- The first bus cycle sets up the Block Lock-Down command.
- The second Bus Write cycle latches the block address and locks-down the block.

The lock status can be monitored for each block using the Read Electronic Signature command.

Locked-Down blocks revert to the Locked (and not Locked-Down) state when the device is reset on power-down. Table 18 shows the Lock Status after issuing a Block Lock-Down command.

Refer to "Block Locking", for a detailed explanation and Figure 44, for a flowchart for using the Lock-Down command.

#### Table 7: Standard Commands<sup>(1)</sup>

	S		Bus Operations						
Commands	Cycles		First Cycle		Second Cycle				
	Ú.	Op.	Add.	Data	Op.	Add.	Data		
Read Array	1+	Write	BKA	FFh	Read	WA	RD		
Read Status Register	1+	Write	BKA	70h	Read	BKA <sup>(2)</sup>	SRD		
Read Electronic Signature	1+	Write	ВКА	90h	Read	BKA <sup>(2)</sup>	ESD		
Read CFI Query	1+	Write	BKA	98h	Read	BKA <sup>(2)</sup>	QD		
Clear Status Register	1	Write	Х	50h	_	_	_		
Block Erase	2	Write	BKA or BA <sup>(3)</sup>	20h	Write	BA	D0h		
Program	2	Write	BKA or WA <sup>(3)</sup>	40h <b>or</b> 10h	Write	WA	PD		
Buffer Program <sup>(4)</sup>		Write	BA	E8h	Write	BA	n		
	n+4	Write	PA <sub>1</sub>	PD <sub>1</sub>	Write	PA <sub>2</sub>	PD <sub>2</sub>		
		Write	PA <sub>n+1</sub>	PD <sub>n+1</sub>	Write	Х	D0h		
Program/Erase Suspend	1	Write	Х	B0h	_	_	_		
Program/Erase Resume	1	Write	Х	D0h	_	-	-		
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD		
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h		
Block Lock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	01h		
Block Unlock	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	D0h		
Block Lock-Down	2	Write	BKA or BA <sup>(3)</sup>	60h	Write	BA	2FH		

#### Notes:

X = Don't Care, WA = Word Address in targeted bank, RD =Read Data, SRD =Status Register Data, ESD = Electronic Signature Data, QD =Query Data, BA =Block Address, BKA = Bank Address, PD = Program Data, PA = Program address, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

2. Must be same bank as in the first cycle. The signature addresses are listed in Table 9, page 21.

3. Any address within the bank can be used.

4. n+1 is the number of words to be programmed.

#### Table 8: Factory Commands

		S		Bus Write Operations <sup>(1)</sup>									
Command	Phase	Cycles	First		Second		Third			Final – 1		Final	
		5	Add.	Data	Add.	Data	Add.	Data		Add.	Data	Add.	Data
Blank Check		2	BA	BCh	BA	CBh	-	-		-	-	_	-
Buffer Enhanced Factory Program	Setup	2	BKA or WA <sup>(2)</sup>	80h	WA <sub>1</sub>	D0h	_	_		_	_	_	_
	Program/ Verify <sup>(3)</sup>	≥32	WA <sup>1</sup>	PD <sub>1</sub>	WA <sub>1</sub>	PD <sub>2</sub>	WA <sub>1</sub>	$PD_3$		WA <sub>1</sub>	PD <sub>31</sub>	WA <sub>1</sub>	PD <sub>32</sub>
	Exit	1	NOT BA <sub>1</sub> <sup>(4)</sup>	Х	_	_	_	-		_	_	-	-

#### Notes:

- 1. WA = Word Address in targeted bank, BKA = Bank Address, PD = Program Data, BA = Block Address, X = Don't Care.
- 2. Any address within the bank can be used.
- 3. The Program/Verify phase can be executed any number of times as long as the data is to be programmed to the same block.
- 4.  $WA_1$  is the Start Address, NOT BA1 = Not Block Address of  $WA_1$ .

#### Table 9: Electronic Signature Codes


C	ode	Address (h)	Data (h)
Manufac	cturer Code	Bank Address + 000	0049
Devid	ce Code	Bank Address + 001	506B
	Locked		0001
Plack Protection	Unlocked		0000
Block Protection	Locked and Locked-Down	Block Address + 002	0003
	Unlocked and Locked-Down		0002
Configura	tion Register	Bank Address + 005	CR <sup>(1)</sup>
Directantian Deviator DD0 Look	Factory Default	Bank Address + 080	0002
Protection Register PR0 Lock	OTP Area Permanently Locked	- Darik Address + 080	0000
Duratastian		Bank Address + 081 Bank Address + 084	Unique Device Number
Protection	Register PR0	Bank Address + 085 Bank Address + 088	OTP Area
Protection Register F	PR1 through PR16 Lock	Bank Address + 089	PRLD <sup>(1)</sup>
Protection Reg	isters PR1–PR16	Bank Address + 08A Bank Address + 109	OTP Area

#### Notes:

- 1. CR = Configuration Register, PRLD = Protection Register Lock Data.
- 2. The iMPACT software does not support reading of the electronic signature codes.

#### Table 10: Protection Register Locks

	Lock		Description
Number	Address	Bits	Description
		bit 0	Preprogrammed to protect Unique Device Number, address 81h to 84h in PR0
Lock 1	Lock 1 80h	bit 1	Protects 64 bits of OTP segment, address 85h to 88h in PR0
	bits 2 to 15	Reserved	
	bit 0	Protects 128 bits of OTP segment PR1	
		bit 1	Protects 128 bits of OTP segment PR2
		bit 2	Protects 128 bits of OTP segment PR3
Lock 2	89h	_	-
		bit 13	Protects 128 bits of OTP segment PR14
		bit 14	Protects 128 bits of OTP segment PR15
	-	bit 15	Protects 128 bits of OTP segment PR16



#### Notes:

1. The iMPACT software does not support reading or writing of the protection register locks, OTP fields, or unique device number.

#### Figure 9: Protection Register Memory Map

# **Status Register**

The Status Register provides information on the current or previous program or erase operations. A Read Status Register command is issued to read the contents of the Status Register, refer to "Read Status Register Command," page 14 for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V<sub>IH</sub>.

The Status Register can only be read using single asynchronous or synchronous reads. Bus Read operations from any address within the bank always read the Status Register during program and erase operations if no Read Array command is issued. The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors and are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset.

If an error bit is set to '1', the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in Table 11.

Bit	Name	Туре	Logic Level <sup>(1)</sup>		Definition	
SR7	P/E.C. Status	Status	'1'	Ready		
567	F/E.O. Status	Status	'0'	Busy		
SR6	Erase Suspend Status	Status	'1'	Erase suspended		
0110	Liase Suspend Status	Olalus	'0'	Erase In progress of	or completed	
SR5	Erase/Blank Check	Error	'1'	Erase/blank check	error	
0110	Status	End	'0'	Erase/blank check	success	
SR4	Program Status	Error	'1'	Program error		
	r rogram otatuo	Enor	'0'	Program success		
SR3	V <sub>PP</sub> Status	Error	'1'	$V_{PP}$ invalid, abort		
0110	Vpp Olalus	Enor	'0'	V <sub>PP</sub> OK		
SR2	Program Suspend	Status	'1'	Program suspended		
0112	Status	Olalus	'0'	Program In progress or completed		
SR1	Block Protection Status	Error	'1'	Program/erase on protected block, abort		
5111	DIOCK I TOLECTION STATUS	EIIU	'0'	No operation to protected block		
				SR7 = '1'	Not allowed	
	Bank Write Status	Status	'1'	SR7 = '0'	Program or erase operation in a bank other than the addressed bank	
	Darik White Status	Status		SR7 = '1'	No program or erase operation in the device	
SR0			'0'	SR7 = '0'	Program or erase operation in addressed bank	
580				SR7 = '1'	Not allowed	
	Multiple Word Program Status (Buffer Enhanced		'1'	SR7 = '0'	The device is NOT ready for the next Buffer loading or is going to exit the BEFP mode	
	Factory Program mode)	Status		SR7 = '1'	The device has exited the BEFP mode	
			'0'	SR7 = '0'	The device is ready for the next Buffer loading	

#### Table 11: Status Register Bits

#### Notes:

1. Logic level '1' is High, '0' is Low.

# Program/Erase Controller Status Bit (SR7)

the Program/Erase Controller is active or inactive in any bank. When this bit is Low (set to '0'), the Program/Erase

The Program/Erase Controller Status bit indicates whether

Controller is active; when the bit is High (set to '1'), the controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status bit is Low immediately after a Program/Erase Suspend command was issued until the controller pauses. After the Program/Erase Controller pauses the bit is High.

# **Erase Suspend Status Bit (SR6)**

The Erase Suspend Status bit indicates that an erase operation is suspended. When this bit is High (set to '1'), a Program/Erase Suspend command was issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued; therefore, the memory can still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued, the Erase Suspend Status bit returns Low.

# Erase/Blank Check Status Bit (SR5)

The Erase/Blank Check Status bit is used to identify if an error occurred during a Block Erase operation. When this bit is High (set to '1'), the Program/Erase Controller applied the maximum number of pulses to the block and still failed to verify that it erased correctly.

The Erase/Blank Check Status bit should be read after the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

The Erase/Blank Check Status bit is also used to indicate whether an error occurred during the Blank Check operation. If the data at one or more locations in the block where the Blank Check command was issued is different from FFFFh, SR5 is set to '1'.

After set High, the Erase/Blank Check Status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued; otherwise, the new command appears to fail.

# **Program Status Bit (SR4)**

The Program Status bit is used to identify if there is an error during a program operation. This bit should be read after the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Status bit is High (set to '1'), the Program/Erase Controller applied the maximum number of pulses to the word and still failed to verify that it programmed correctly. Attempting to program a '1' to an already programmed bit while  $V_{PP} = V_{PPH}$  also sets the Program Status bit High. If  $V_{PP}$  is different from  $V_{PPH}$ , SR4 remains Low (set to '0'), and the attempt is not shown.

After set High, the Program Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued; otherwise, the new command appears to fail.

# V<sub>PP</sub> Status Bit (SR3)

The V<sub>PP</sub> Status bit is used to identify an invalid voltage on the V<sub>PP</sub> pin during program and erase operations. The V<sub>PP</sub> pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if V<sub>PP</sub> becomes invalid during an operation.

When the  $V_{PP}$  Status bit is Low (set to '0'), the voltage on the  $V_{PP}$  pin was sampled at a valid voltage.

When the  $V_{PP}$  Status bit is High (set to '1'), the  $V_{PP}$  pin has a voltage below the  $V_{PP}$  Lockout Voltage ( $V_{PPLK}$ ). the memory is protected and program and erase operations cannot be performed.

After set High, the  $V_{PP}$  Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued; otherwise, the new command appears to fail.

# Program Suspend Status Bit (SR2)

The Program Suspend Status bit indicates that a program operation is suspended. This bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command was issued, and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued; therefore, the memory can still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued, the Program Suspend Status bit returns Low.

### **Block Protection Status Bit (SR1)**

The Block Protection Status bit is used to identify if a Program or Block Erase operation tried to modify the contents of a locked or locked-down block. When this bit is High (set to '1'), a program or erase operation was attempted on a locked or locked-down block.

After set High, the Block Protection Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued; otherwise, the new command appears to fail.

# Bank Write/Multiple Word Program Status Bit (SR0)

The Bank Write Status bit indicates whether the addressed bank is busy performing a write or is ready to accept a new write command (a program or erase command). In Buffer Enhanced Factory Program mode, the Multiple Word Program bit shows if the device is ready to accept a new word to be programmed to the memory array.

The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In Buffer Enhanced Factory Program mode, if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next word; if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next word.

For further details on how to use the Status Register, see the Flowcharts and Pseudocodes provided in "Appendix C: Flowcharts and Pseudocodes," page 71.

# **Configuration Register**

The Configuration Register is used to configure the type of bus access that the memory performs. Refer to "Read Modes," page 34 for details on read operations.

The Configuration Register is set through the Command Interface using the Set Configuration Register command. After a reset or power-up, the device is configured for Synchronous Read (CR15 = 0). The Configuration Register bits (Table 12, page 26) specify the selection of the burst length, burst type, burst X latency, and read operation. Refer to Figure 10, page 28 and Figure 11, page 30 for examples of synchronous burst configurations.

Bits	Description	Value	Description
CR15	Read mode	0	Synchronous Read (default)
CHIS	Head mode	1	Asynchronous Read
CR14	Reserved	0	
		010	2 clock latency <sup>(1)</sup>
		011	3 clock latency
		100	4 clock latency
CR13-CR11	Clock Latency	101	5 clock latency
		110	6 clock latency
		111	7 clock latency (default)
		Other configurations	reserved
CR10	Wait Polarity	0	READY_WAIT with Wait function (CR4 = 0) is active Low
CITIO	waitrolanty	1	READY_WAIT with Wait function (CR4 = 0) is active High (default)
CR9	Data output configuration	0	Data held for 1 clock cycle (default)
Ons		1	Data held for 2 clock cycles <sup>(1)</sup>
CR8	Wait Configuration	0	Wait active during wait state
CHO	Wait Conliguration	1	Wait active 1 clock cycle before wait state (default)
CR7	Burst Type	0	Reserved
0117	Durst Type	1	Sequential (default)
CR6	Valid Clock Edge	0	Falling clock edge
Ono	Valid Clock Luge	1	Rising clock edge (default)
CR5	Reserved	0	-
CR4	Device_ready	0	READY_WAIT signal has the Wait function
0114	Device_ready	1	READY_WAIT signal has the Ready function (default)
CR3 <sup>(2)</sup>	Wrop burgt	0	Wrap
	Wrap burst	1	No wrap (default)
		001	4 words
CR2–CR0 <sup>(2)</sup>	Burst Length	010	8 words
	Duist Letigiti	011	16 words
		111	Continuous (default)

#### Table 12: Configuration Register Bits

#### Notes:

1. The combination X-Latency = 2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.

2. CR3 (wrap/no wrap) bit has no effect when CR2-CR0 (burst length) bits are set to continuous burst mode. Platform Flash XL wraps to the first memory address after the device outputs the data from the last memory address.

### Read Mode Select Bit (CR15)

The Read Select bit, CR15, is used to switch between Asynchronous and Synchronous Read operations. When this bit is set to '1', read operations are asynchronous; when set to '0', read operations are synchronous.

Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up, the Read Select bit is set to '0' for synchronous access.

# X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available (Figure 10). For correct operation the X-Latency bits can only assume the values listed in Table 12, page 26.

Table 13 shows how to set the X-Latency parameter, taking into account the speed class of the device and the frequency used to read the flash memory in synchronous mode.

Table 13: X-latency Settings

F <sub>MAX</sub>	T <sub>K</sub> min	X-Latency min
30 MHz	33 ns	3
40 MHz	25 ns	4
54 MHz	19 ns	5

### Wait Polarity Bit (CR10)

The Wait Polarity bit is used to set the polarity of the READY\_WAIT signal used in Synchronous Burst Read mode (with CR4 = 0). During this mode, the READY\_WAIT signal indicates whether the data output is valid or a WAIT state must be inserted.

When the Wait Polarity bit is at '0', the READY\_WAIT signal is active Low. When this bit is set to '1', the READY\_WAIT signal is active High.

The CR10 Configuration Register bit becomes "don't care" if CR4 is set to '1', in which case the READY\_WAIT pin behaves like a READY pin (default value).

# Data Output Configuration Bit (CR9)

The Data Output Configuration bit is used to configure the output to remain valid for either one or two clock cycles during synchronous mode. When this bit is '0', the output data is valid for one clock cycle; when the bit is '1', the output data is valid for two clock cycles.

The Data Output Configuration must be configured using the following condition:

 $t_{K} > t_{KQV} + t_{QVK\_CPU}$ 

where:

t<sub>K</sub> is the clock period

 $t_{\mbox{QVK\_CPU}}$  is the data setup time required by the system CPU

t<sub>KOV</sub> is the clock to data valid time.

If this condition is not satisfied, the Data Output Configuration bit should be set to '1' for two clock cycles (Figure 10, page 28).

### Wait Configuration Bit (CR8)

The Wait Configuration bit is used to control the timing of the READY\_WAIT signal when configured as an output with the Wait function (in Synchronous Burst Read mode).

When READY\_WAIT is asserted, data is not valid; when READY\_WAIT is deasserted, data is valid.

When the Wait Configuration bit is Low (reset to '0'), the READY\_WAIT signal (configured as an output with the Wait function) is asserted during the WAIT state. When the Wait Configuration bit is High (set to '1'), the READY\_WAIT output pin is asserted one data cycle before the WAIT state.

### Burst Type Bit (CR7)

The Burst Type bit determines the sequence of addresses read during Synchronous Burst Read operations. This bit is High (set to '1') as the memory outputs from sequential addresses only.

See Table 14, page 29, for the sequence of addresses output from a given starting address in sequential mode.

### Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit (CR6) is used to configure the active edge of the Clock (K) during synchronous read operations. When this bit is Low (set to '0'), the falling edge of the Clock is the active edge; when High (set to '1'), the rising edge of the Clock is the active edge.

### **READY\_WAIT Bit (CR4)**

The READY\_WAIT Configuration Register bit is a userconfigurable bit. The default value is '1', where the READY\_WAIT signal is configured as an input with the Ready function (CR4 = '1'). This particular configuration allows the use of the READY\_WAIT signal for handshaking during the configuration sequence and during a Reset (RP) pulse as the device holds the pin Low until the entire internal configuration of the device finishes. With CR4 = 1, the external pin can also be used by the end user to retrigger the first address latching sequence (FALS), simply by applying a High, a Low, and then a High pulse on the READY\_WAIT pin. See "First Address Latching Sequence," page 41.

When CR4 = '0', the READY\_WAIT signal assumes the standard WAIT functionality.

# Wrap Burst Bit (CR3)

The Wrap Burst bit (CR3) is used to select between wrap and no wrap. Synchronous burst reads can be confined inside the 4, 8 or 16-word boundary (wrap) or overcome the boundary (no wrap). When this bit is Low (set to '0'), the burst read wraps. When it is High (set to '1'), the burst read does not wrap.

### **Burst Length Bits (CR2-CR0)**

The Burst Length bits are used to set the number of words to be output during a Synchronous Burst Read operation as result of a single address latch cycle. These bits can be set for 4 words, 8 words, 16 words or continuous burst, where all the words are read sequentially. In continuous burst mode, the burst sequence can cross bank boundaries. In continuous burst mode, or 4, 8 or 16 words no-wrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is shifted by 1, 2 or 3 positions from the four-word boundary, WAIT is asserted for 1, 2 or 3 clock cycles, respectively, when the burst sequence crosses the first 16-word boundary, to indicate that the device needs an internal delay to read the successive words in the array. WAIT is asserted only once during a continuous burst access. See also Table 14, page 29.

CR14 and CR5 are reserved for future use.




Figure 10: X-Latency and Data Output Configuration Example

### Table 14: Burst Type Definition

Mode	Start		Continuous Puret			
м	Address	4 Words	8 Words	16 Words	Continuous Burst	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11- 12-13-14-15	0-1-2-3-4-5-6	
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-5-6-7-8-9-10-11- 12-13-14-15-0	1-2-3-4-5-6-715-WAIT- 16-17-18	
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-6-7-8-9-10-11-12- 13-14-15-0-1	2-3-4-5-6-715-WAIT- WAIT-16-17-18	
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-7-8-9-10-11-12- 13-14-15-0-1-2	3-4-5-6-715-WAIT-WAIT- WAIT-16-17-18	
q				<u>.</u>		
Wrap	7	7-4-5-6	7-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15- 0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15- WAIT-WAIT-WAIT-16-17	
	12				12-13-14-15-16-17-18	
	13	-			13-14-15-WAIT-16-17-18	
	14	-	_		14-15-WAIT-WAIT-16-17- 18	
	15	-			15-WAIT-WAIT-WAIT-16- 17-18	
	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11- 12-13-14-15		
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-5-6-7-8-9-10-11- 12-13-14-15-WAIT-16		
	2	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-6-7-8-9-10-11-12- 13-14-15-WAIT-WAIT-16- 17		
	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-7-8-9-10-11-12- 13-14-15-WAIT-WAIT- WAIT-16-17-18		
+						
No-Wrap	7	7-8-9-10	7-8-9-10-11-12-13-14	7-8-9-10-11-12-13-14-15- WAIT-WAIT-WAIT-16-17- 18-19-20-21-22	Same as for Wrap (Wrap /No Wrap has no effect on Continuous Burst)	
ž					Continuous Dursty	
	12	12-13-14-15	12-13-14-15-16-17-18-19	12-13-14-15-16-17-18-19- 20-21-22-23-24-25-26-27	_	
	13	13-14-15-WAIT-16	13-14-15-WAIT-16-17-18- 19-20	13-14-15-WAIT-16-17-18- 19-20-21-22-23-24-25-26- 27-28		
	14	14-15-WAIT-WAIT-16-17	14-15-WAIT-WAIT-16-17- 18-19-20-21	14-15-WAIT-WAIT-16- 17-18-19-20-21-22-23- 24-25-26-27-28-29		
	15	15-WAIT-WAIT-WAIT-16- 17-18	15-WAIT-WAIT-WAIT-16- 17-18-19-20-21-22	15-WAIT-WAIT-WAIT-16- 17-18-19-20-21-22-23-24- 25-26-27-28-29-30		






Figure 11: Wait Application Example (CR4 = '0')




- 1.  $\overline{W}$  is tied High.
- 2. Address is latched on the third rising edge of K when  $\overline{G}$  and  $\overline{E}$  are Low, and  $\overline{L}$  and READY\_WAIT are High.
- READY\_WAIT requires an external pull-up resistor to V<sub>DDQ</sub> sufficiently strong to ensure a clean Low-to-High transition within less than T<sub>RWRT</sub> when the READY\_WAIT pin is released to a high-impedance state.



#### Figure 12: Power-Up


#### Notes:

- 1. It is recommended to use the shown timings in the case of a free-running clock.
- 2. W is tied High.
- 3. K1 is the first clock edge from which both the READY\_WAIT and the Output Enable signals are asserted (READY\_WAIT at  $V_{IH}$  and  $\overline{G}$  at  $V_{IL}$ ).
  - Figure 13: Power-Up (Free-Running Clock)



- 1. Dk and Dn indicate the Data valid after k and n clock cycles, respectively.
- 2. This figure applies when READY\_WAIT (CR4) is configured with the Ready function.


#### Figure 14: READY\_WAIT Pulse (Clock is not Free Running)



#### Notes:

- 1.  $\overline{W}$  is tied High.
- 2. It is recommended to use the shown timings when the system has a free-running clock.
- 3. K1 is the first clock edge from which both the READY\_WAIT and the Output Enable signals are asserted (READY\_WAIT at V<sub>IH</sub> and G at V<sub>IL</sub>).
- READY\_WAIT requires an external pull-up resistor to V<sub>DDQ</sub> sufficiently strong to ensure a clean Low-to-High transition within less than T<sub>RWRT</sub> when the READY\_WAIT pin is released to a high-impedance state.

#### Figure 15: READY\_WAIT Pulse (Free-Running Clock)



- 1. It is recommended to use the shown timings in the case of a free-running clock.
- 2. K1 is the first clock edge from which both the READY\_WAIT and the Output Enable signals are asserted (READY\_WAIT at V<sub>IH</sub> and G at V<sub>IL</sub>).

### Figure 17: **RP** Pulse (Free Running Clock)

# **Read Modes**

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous; if the data output is synchronized with clock, the read operation is also synchronous.

The read mode and format of the data output are determined by the Configuration Register (see "Program/Erase Controller Status Bit (SR7)," page 23). All banks support both asynchronous and synchronous read operations.

# **Asynchronous Read Mode**

In Asynchronous Read operations, the clock signal is 'don't care'. Depending on the last command issued, the device outputs the memory array data corresponding to the latched address, the status register value, common flash interface value, or electronic signature.

*Note:* The Read Mode Select bit (CR15) in the Configuration Register must be set to '1' for asynchronous read mode operations.

Asynchronous Read operations can be performed in two different ways: Asynchronous Random Access Read and Asynchronous Page Read. Only Asynchronous Page Read takes full advantage of the internal page storage so different timings are applied. In Asynchronous Read mode a page of data is internally read and stored in a Page Buffer.

A page has a size of 4 words and is addressed by address inputs A0 and A1. The first read operation within the page has a longer access time ( $t_{AVQV}$ , Random Access Time), subsequent reads within the same page have much shorter access times ( $t_{AVQV1}$ , Page Access Time). If the page changes then the normal, longer timings apply again.

The device features an Automatic Standby mode. During Asynchronous Read operations, after a bus inactivity of 150 ns, the device automatically switches to the Automatic Standby mode. In this mode, the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, when the READY\_WAIT signal is configured for the Wait function (CR4 = '0'), it is always deasserted.

See Table 28, page 50, Figure 26, page 48, and Figure 27, page 49, for details.

# Synchronous Burst Read Mode

In Synchronous Burst Read mode, the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI, and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used. In Synchronous Burst Read mode, the flow of the data output depends on parameters configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of words to be output during a Synchronous Burst Read operation can be configured as 4 words, 8 words, 16 words or continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Wrap Burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4, 8 or 16 word boundary (Wrap) or overcome the boundary (No Wrap).

The READY\_WAIT signal configured for the Wait function (CR4 = '0') can be asserted to indicate to the system that an output delay occurs. This delay depends on the starting address of the burst sequence and on the burst configuration.

READY\_WAIT (with CR4 = '0') is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16-word burst. The signal is only de-asserted when output data is valid or when  $\overline{G}$  is at V<sub>IH</sub>. In Continuous Burst Read mode, a WAIT state occurs when crossing the first 16-word boundary. If the starting address is aligned to the Burst Length (4, 8 or 16 words), the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See Table 29, page 52: Synchronous Read ac characteristics, and Figure 28, page 51: Synchronous Burst Read ac waveforms, CR4 = 0, for details.

### Synchronous Burst Read Suspend

A Synchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. The operation can be suspended during the initial access latency time (before data is output) or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when Chip Enable  $(\overline{E})$  is Low and the current address is latched (on a Latch Enable rising edge, or on a valid clock edge). The Clock signal is then halted at  $V_{IH}$  or at  $V_{IL}$ , and Output Enable ( $\overline{G}$ ) goes High. When Output Enable goes Low again and the Clock signal restarts, the Synchronous Burst Read operation is resumed at its previous location.

When READY\_WAIT (with CR4 = '0') is gated by  $\overline{E}$ , it reverts to high impedance when  $\overline{G}$  goes High.

See Table 29, page 52, and Figure 31, page 54 for details.

### **Single Synchronous Read Mode**

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that the memory outputs the same data to the end of the operation. Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status, or Protection Register. When the addressed bank is in Read CFI, Read Status Register, or Read Electronic Signature mode, the READY\_WAIT signal (if configured for the Wait function with CR4 = '0') is asserted during X-latency, the WAIT state and at the end of a 4, 8 and 16-word burst. The signal is only deasserted when output data is valid. See Table 29, page 52 and Figure 28, page 51, for details.

# **Dual Operations and Multiple Bank Architecture**

The Multiple Bank Architecture of Platform Flash XL gives greater flexibility for software developers to split the code and data spaces within the memory array. The Dual Operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased. This feature allows read operations with zero latency in one bank while programming or erasing in another bank.

*Note:* Only one bank at a time is allowed to be in program or erase mode.

If a read operation is required in a bank which is programming or erasing, the program or erase operation can be suspended. Also if the suspended operation is erase, then a program command can be issued to another block so that the device can have one block in Erase

#### Table 15: Dual Operations Allowed in Another Bank

Suspend mode, one in programming mode, and other banks in read mode.

Bus Read operations are allowed in other banks between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are always possible in Platform Flash XL.

Table 15 and Table 16, page 35 show which dual operations are possible in other banks and in the same bank.

Dual operations between the Parameter Bank and either of the CFI, OTP, or Electronic Signature memory spaces are not allowed. Table 17, page 36 shows which dual operations are allowed or not between the CFI, OTP, Electronic Signature locations and the memory array.

	Commands Allowed in Another Bank								
Status of Bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume	
Idle	$\checkmark$	✓	✓	✓	✓	$\checkmark$	✓	~	
Programming	$\checkmark$	✓	✓	✓	_	-	✓	_	
Erasing	$\checkmark$	✓	✓	✓	_	_	✓	_	
Program Suspended	$\checkmark$	✓	✓	✓	_	_	_	~	
Erase Suspended	$\checkmark$	✓	✓	✓	$\checkmark$	_	_	~	

#### Table 16: Dual Operations Allowed in Same Bank

	Commands Allowed in Same Bank								
Status of Bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume	
Idle	✓	✓	~	✓	✓	$\checkmark$	✓	✓	
Programming	_(1)	✓	✓	✓	-	_	✓	-	
Erasing	_(1)	$\checkmark$	$\checkmark$	$\checkmark$	_	_	$\checkmark$	-	

#### Table 16: Dual Operations Allowed in Same Bank (Cont'd)

	Commands Allowed in Same Bank							
Status of Bank	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program/ Erase Suspend	Program/ Erase Resume
Program Suspended	$\checkmark$	✓	✓	✓	-	-	-	✓
Erase Suspended	$\checkmark$	$\checkmark$	✓	~	$\checkmark$	_	-	$\checkmark$

#### Notes:

1. The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

The Read Array command is accepted but the data output is not guaranteed in the Block that is being erased or the word being programmed.
 Not allowed in the Block being erased or in the word being programmed.

#### Table 17: Dual Operation Limitations

		Commands Allowed							
Current Status		Read CFI / OTP /	Read Parameter	Read Main Blocks					
		Electronic Signature	Blocks	Located in Parameter Bank	Not Located in Parameter Bank				
Programming / Erasing Parameter Blocks		_	_	_	$\checkmark$				
Programming /	Located in Parameter Bank	~	_	_	✓				
Erasing Main Blocks	Not Located in Parameter Bank	√	~	√	In Different Bank Only				
Programming OTP		-	-	-	-				

# **Block Locking**

Platform Flash XL features an instant, individual block-locking scheme, allowing any block to be locked or unlocked with no latency. This locking scheme has three levels of protection:

- Lock/Unlock this first level allows software only control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V<sub>PP</sub> = V<sub>PPLK</sub> this third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Locked-Down. Table 18, page 38, defines all of the possible protection states (WP, DQ1, DQ0), and Figure 44, page 77, shows a flowchart for the locking operations.

## **Reading a Block's Lock Status**

The lock status of every block can be read during the Read Electronic Signature mode of the device (see "Read Electronic Signature Command," page 14). Subsequent reads at the address specified in Table 9, page 21 output the protection status of that block.

The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. DQ0 is automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. DQ1 cannot be cleared by software, only by a hardware reset or power-down.

## **Block Lock States**

## Locked State

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from program or erase operations. Any program or erase operations attempted on a locked block returns an error in the Status Register. The status of a locked block can be changed to Unlocked or Locked-Down using the appropriate software commands. An unlocked block can be Locked by issuing the Lock command.

## **Unlocked State**

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)) can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down.

The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.

## Locked-Down State

Blocks that are Locked-Down (state (0,1,x)) are protected from program and erase operations (similar to locked blocks) but their protection status cannot be changed using software commands alone. A locked or unlocked block can be locked down by issuing the Lock-Down command. Locked-down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the Write Protect  $(\overline{WP})$  input pin. When  $\overline{WP} = 0$  (V<sub>IL</sub>), blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes.

When  $\overline{WP} = 1$  (V<sub>IH</sub>), the Lock-Down function is disabled (1,1,x), and locked-down blocks can be individually unlocked to the (1,1,0) state by issuing the software command to erase and programme.

When the Lock-Down function is disabled ( $\overline{WP} = 1$ ), blocks can be locked (1,1,1) and unlocked (1,1,0) as desired. When  $\overline{WP} = 0$ . Blocks previously locked-down return to the Lock-Down state (0,1,x), regardless of any changes made while  $\overline{WP} = 1$ .

Device reset or power-down resets all blocks, including those in Locked-Down, to the Locked state.

## Locking Operations during Erase Suspend

Changes to block lock status can be performed during a suspended erase by using standard locking command sequences to unlock, lock or lock-down a block. This capability is useful in the case when another block needs to be updated while an erase operation is in progress.

Three steps are needed to change block locking during an erase operation:

- 1. An Erase Suspend command is issued.
- 2. The Status Register is checked until it indicates that the erase operation is suspended.
- 3. The desired Lock command sequence is issued to a block (lock status changes).

After completing any desired lock, read, or program operations, the erase operation is resumed with the Erase Resume command.

If a block is locked or locked-down during a suspended erase of the same block, the locking status bits are changed immediately. But when the erase is resumed, the erase operation completes. Locking operations cannot be performed during a program suspend.

## Table 18: Lock Status

Current Protection Status <sup>(1)</sup> (WP, DQ1, DQ0)			Next Prote	ection Status <sup>(1)</sup> (WP, I	DQ1, DQ0)
Current State	Program/Erase Allowed	After Block Lock Command	After Block Unlock Command	After Block Lock- Down Command	After WP Transition
1,0,0	✓	1,0,1	1,0,0	1,1,1	0,0,0
1,0,1 <sup>(2)</sup>	-	1,0,1	1,0,0	1,1,1	0,0,1
1,1,0	✓	1,1,1	1,1,0	1,1,1	0,1,1
1,1,1	-	1,1,1	1,1,0	1,1,1	0,1,1
0,0,0	✓	0,0,1	0,0,0	0,1,1	1,0,0
0,0,1 <sup>(2)</sup>	-	0,0,1	0,0,0	0,1,1	1,0,1
0,1,1	-	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 <sup>(3)</sup>

#### Notes:

1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with DQ1 =  $V_{IH}$  and DQ0 =  $V_{IL}$ .

2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to  $\overline{WP}$  status.

3. A  $\overline{WP}$  transition to V<sub>IH</sub> on a locked block will restore the previous DQ0 value, giving a 111 or 110.

# **Power-On Reset**

To ensure a correct power-up sequence of Platform Flash XL, the V<sub>DD</sub> ramp time, T<sub>VDDPOR</sub>, must not be shorter than 200  $\mu$ s or longer than 50 ms during power-up (see Figure 19, page 40). These timing limits correspond to the ramp rate values for which the power-up current is in the range where the V<sub>DD</sub> ramp time is formally characterized or tested.

The device requires that the  $V_{DD}$  power supply monotonically rises to the nominal operating voltage within the specified  $V_{DD}$  rise time. If the power supply cannot meet this requirement, then the device might not perform poweron reset properly.


During the POR sequence or a reset pulse ( $\overline{RP}$ ), the READY\_WAIT pin is held Low by the device. After the required supply voltages (V<sub>DD</sub> and V<sub>DDQ</sub>) have reached

their respective POR thresholds, the READY\_WAIT pin is released after a minimum time of  $t_{RWL}$ , to give the power supplies an additional margin for them to stabilize before initiating the configuration.

For systems using a slow-rising power supply, an additional power-monitoring circuit can be used to delay the release of the READY\_WAIT pin.

If the power drops below the power-down threshold  $(V_{DDPD})$ , the device is reset and the READY\_WAIT pin is held Low again until the POR threshold is reached (see Figure 19 for an illustration).


The power-up sequences with and without free-running clock are represented in Figure 12, page 31 and Figure 18.



Notes:

1.  $\overline{W}$  is tied High.

Figure 18: Power-Up Sequence (System with Free-Running Clock)



- 1. A slow-ramping  $V_{DD}$  power supply can still be below the minimum operating voltage when the READY\_WAIT pin is released. In this case, the configuration sequence must be delayed until both  $V_{DD}$  and  $V_{DDQ}$  have reached their recommended operating conditions.
- For FPGA configuration via Master-BPI mode, the supplies V<sub>DD</sub> and V<sub>DDQ</sub> must reach their respective recommended operating conditions before the start of the FPGA configuration procedure.

## Figure 19: V<sub>DD</sub> Behavior During the Power-Up Sequence or Brownout



# **First Address Latching Sequence**

The first address latching sequence (FALS) is one of the key features of Platform Flash XL. This particular sequence, shown in Figure 20, page 41 and Figure 22, page 43, allows the device to latch the first address soon after  $V_{IH}$  is detected on the READY\_WAIT pin.

FALS requires four clock cycles. The device internally latches the address from which the system must start to read on the third detected positive edge of the clock after READY\_WAIT goes High.

In the case of a system with a free-running clock, FALS takes place in the same way, but it is strongly recommended (see Note 3) to use the timings represented in Figure 13, page 31, Figure 15, page 32, Figure 17, page 33 and Figure 18, page 39.

To start the sequence, the following conditions must be met at the same time:

• L must be tied High.


- RP must be tied High.
- G must be held Low (see Note 2).

FALS is always reset when READY\_WAIT is asserted Low, and CR4 is set to 1.

The major advantage of this feature is that it allows the system to start reading data from any available main memory address in the device. If the system cannot guarantee any of the timings, the data output from the device is not guaranteed.

#### Notes:

- 1. If V<sub>DDQ</sub> drops, the output is no longer guaranteed, and it is necessary to reset the device by performing an external reset.
- Only on power-on-reset, FALS is initiated by READY\_WAIT rising (Low-to-High) edge or G falling (High-to-Low) edge, whichever occurs last. After POR, FALS is initiated only by a READY\_WAIT rising edge.
- 3. Due to the internal threshold of the READY\_WAIT signal, the system might not exactly determine which of the clock edges are the right ones to perform the sequence in the right way.




DS617\_15\_102308

#### Notes:

1.  $\overline{W}$  is tied High.

### Figure 20: First Address Latching Sequence (FALS) Clock is not Free Running and $\overline{G}$ is Held Low



1. Only on power-on-reset, FALS is initiated by READY\_WAIT rising (Low-to-High) edge or G falling (High-to-Low) edge, whichever occurs last. After POR, FALS is initiated only by a READY\_WAIT rising edge.

### *Figure 21:* First Address Latching Sequence (FALS) Clock is not Free Running and G Transitions High-to-Low after READY\_WAIT Goes High

Table 19: FALS Sequence Timings When the Clock Is Not Free Runnin
---

			Voltage Range				
Symbol Parameter			V <sub>DDQ</sub> = 1.7V to 2.0V <sup>(1)</sup>	V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit	
T <sub>AVKH3</sub>	Address setup on third positive edge of clock	Min		9	9	ns	
Т <sub>КНЗАХ</sub>	Address hold on third positive edge of clock	Min		9	9	ns	
T <sub>RWHKL</sub>	Clock Low after READY_WAIT High	Min		600	600	ns	
T <sub>RWHKH</sub>	Clock High after READY_WAIT High	Min		600	600	ns	
T <sub>GLKL</sub>	Clock Low after G Low	Min		600	600	ns	
T <sub>GLKH</sub>	Clock High after G Low	Min		600	600	ns	

#### Notes:

1. Device performance over  $V_{DDQ} = 1.7V-2.0V$  is under characterization and data will be populated after verification.




Figure 22: First Address Latching Sequence (FALS): Clock is Free Running

Table 20: FALS Sequence Til	nings with Free	-Running Clock
-----------------------------	-----------------	----------------

		Voltage Range				
Symbol	Parameter		V <sub>DDQ</sub> = 1.7V to 2.0V <sup>(2)</sup>	V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit
T <sub>AVRWH</sub>	Address Valid before READY_WAIT High	Min		200	200	μS
T <sub>GLRWH</sub>	Output Enable Low before READY_WAIT High	Min		200	200	μS
T <sub>RWHAX</sub>	Address Hold time after READY_WAIT High	Min		4tK + 200 <sup>(1)</sup>	4tK + 200 <sup>(1)</sup>	μS

1. 4tK = Fourth rising edge of clock (K) after READY\_WAIT goes High.

2. Device performance over  $V_{DDQ} = 1.7V-2.0V$  is under characterization and data will be populated after verification.

# **Program and Erase Times and Endurance Cycles**

Table 21 lists both program and erase times plus the number of program/erase cycles per block. Exact erase times can vary depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in the block are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time. The maximum number of program/erase cycles depends on the V<sub>PP</sub> voltage supply used.

F	Parameter	Condition		Min	Тур	Typical after 10k P/E Cycles	Max	Unit
		Parameter Blo	ock (16 Kword)	-	0.4	1	2.5	S
	Erase	Main Block (64	Preprogrammed	-	1.2	3	4	S
	EraseParameter Block Main Block (64 Kword)Program(3)Single WordProgram(3)Buffer (32 words) Main BlockSuspend 	Not Preprogrammed	-	1.5	_	4	S	
		Single Word	Word Program	-	12	_	180	μs
V <sub>PP</sub> = V <sub>DDQ</sub>	Program <sup>(3)</sup>	-	Buffer Program	-	12	_	180	μs
	riogram	( )	· · · · · · · · · · · · · · · · · · ·	-	384	_		μs
ш Ц		Main Block	, ,	-	768	_		ms
>		Prog	•	-	5	_	10	μs
	-	Era		—	5	_	25	μS
	Program/Erase	Main I	Blocks	10,000	-	-	—	cycles
		Paramete	Parameter Blocks		-	_	-	cycles
	Frase	Parameter Blo	· · ·	-	0.4	-	2.5	S
	Main Block		, ,	-	1	-	4	S
			Word Program	-	10	_	170	μs
		Single	Single Word	Buffer Enhanced Factory Program <sup>(4)</sup>	_	2.5	_	_
			Buffer Program	-	80	_	_	μs
т	Brogram <sup>(3)</sup>	Buffer (32 words)	Buffer Enhanced Factory Program	-	80	_	_	μs
/PP	Flogram	Main Block (64	Buffer Program	-	160	_	_	ms
Ирр = Иррн			Buffer Enhanced Factory Program	-	160	_	_	ms
>			Buffer Program	-	1.28	_	-	S
		Bank (8 Mbits)	Buffer Enhanced Factory Program	-	1.28	_	_	s
		Main I	Blocks	-	_	_	1000	cycles
	Cycles (per Block)	Paramete		_	_	_	2500	cycles
	Blank Check	Main I	Blocks	_	16	_	_	ms
	Diank Oneok	Paramete	er Blocks	-	4	-	-	ms

### Table 21: Program/Erase Times and Endurance Cycles<sup>(1,2)</sup>

Notes:

1.  $T_A = -25^{\circ}C$  to 85 °C;  $V_{DD} = 1.7V$  to 2V;  $V_{DDQ} = 1.7V$  to 2.0V, 2.3V to 2.7V, or 3.0V to 3.6V.

2. Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

3. Excludes the time needed to execute the command sequence.

4. This is an average value on the entire device.

# **Maximum Rating**

Stressing the device above the rating listed in Table 22 might cause permanent damage to the device. These are stress ratings only, and proper operation of the device at these or any other conditions above those indicated in this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods can affect device reliability.

Tahlo	22.	Absolute	Maximum	Ratings
ιανισ	<u> </u>	Absolute	waxiiiuiii	naunys

Symbol	Parameter	Value		Unit
Symbol			Max	Unit
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
T <sub>BIAS</sub>	Temperature under bias	-40	85	°C
Т <sub>Ј</sub>	Junction temperature	-	125	°C
T <sub>STG</sub>	Storage temperature	-65	125	°C
V <sub>IO</sub>	Input or output voltage	-0.5	4.2	V
V <sub>DD</sub>	Supply voltage	-0.2	2.5	V
V <sub>DDQ</sub>	Input/output supply voltage	-0.2	3.8	V
V <sub>PP</sub>	Program voltage	-0.2	10	V
Ι <sub>Ο</sub>	Output short circuit current	_	100	mA
T <sub>VPPH</sub>	Time for $V_{PP}$ at $V_{PPH}$	—	100	hours

# **DC and AC Parameters**

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the measurement conditions summarized in Table 23. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 23: Op	perating and	<b>AC Measurem</b>	ent Conditions
--------------	--------------	--------------------	----------------

Parameter	Min	Max	Units
V <sub>DD</sub> supply voltage	1.7	2.0	V
	3.0	3.6	V
DDQ supply voltage		2.7	V
		2.0	V
V <sub>PP</sub> supply voltage (Factory environment)	8.5	9.5	V
V <sub>PP</sub> supply voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	V
Ambient operating temperature	-40	85	°C
Load capacitance (CL)	:	30	pF
Input rise and fall times	-	5	ns
Input pulse voltages	0 to	0 to V <sub>DDQ</sub>	
Input and output timing reference voltages	VD	<sub>DQ</sub> /2	V

Table 24: Qu	uality and Reliability	Characteristics
--------------	------------------------	-----------------

Symbol	Description	Min	Max	Units
T <sub>DR</sub>	Data retention	20	_	Years
N <sub>PE</sub>	Program/erase cycles (Endurance)	10,000 <sup>(1)</sup>	-	Cycles
V <sub>ESD</sub>	Electrostatic Discharge (ESD)	2,000	-	Volts

1. Program/erase cycles when  $V_{PP} = V_{DDQ}$ . See Table 21, page 44 for program/erase cycles when  $V_{PP} = V_{PPH}$ .






Figure 23: AC Measurement I/O Waveform



#### Notes:

1. C<sub>L</sub> includes JIG capacitance.

### Figure 24: AC Measurement Load Circuit



#### Notes:

1. C<sub>L</sub> includes JIG capacitance.

### *Figure 25:* Connecting the READY\_WAIT Pin when Using the Device

## Table 25: Capacitance<sup>(1)</sup>

Symbol	Parameter	Test condition	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output capacitance	$V_{OUT} = 0V$	8	12	pF

Notes:

1. Sampled only, not 100% tested.

#### Table 26: DC Characteristics: Currents

Symbol	ymbol Parameter Test Condition		Тур	Max	Uni
Ι <sub>LI</sub>	Input leakage current	$0V = V_{IN} = V_{DDQ}$	-	±1	μA
ILO	Output leakage current	$0V = V_{OUT} = V_{DDQ}$	-	±1	μA
	Supply current asynchronous read (F = 5 MHz)	$\overline{E} = V_{IL},  \overline{G} = V_{IH}$	14	16	mA
		4 word	13	17	mA
	Supply current synchronous read	8 word	15	19	mA
	(F = 40 MHz)	16 word	17	21	mA
I <sub>DD1</sub>		Continuous	21	26	m
		4 word	16	19	m
	Supply current synchronous read	8 word	19	23	m
	(F = 54 MHz)	16 word	22	26	m
		Continuous	23	28	m
I <sub>DD2</sub>	Supply current (reset)	$\overline{RP} = V_{SS} \pm 0.2V$	25	75	μA
I <sub>DD3</sub>	Supply current (standby)	$\overline{E} = V_{DDQ} \pm 0.2V$ K=VSS	25	75	μA
I <sub>DD4</sub>	Supply current (automatic standby)	$\overline{E} = V_{IL}, G = V_{IH}$	25	75	μA
	Supply current (program)	$V_{PP} = V_{PPH}$	8	20	m
IDD5 <sup>(1)</sup>	Supply current (program)	$V_{PP} = V_{DDQ}$	10	25	m
1005(1)	Supply surrent (cross)	$V_{PP} = V_{PPH}$	8	20	m
	Supply current (erase)	$V_{PP} = V_{DDQ}$	10	25	m
		Program/Erase in one Bank, Asynchronous Read in another Bank	24	41	m
I <sub>DD6</sub> <sup>(1),(2)</sup>	Supply current (dual operations)	Program/Erase in one Bank, Synchronous Read (Continuous f = 54 MHz) in another Bank	33	53	m
I <sub>DD7</sub> <sup>(1)</sup>	Supply current program/erase suspended (standby)	$\overline{E} = V_{\text{DDQ}} \pm 0.2V$ $K = V_{\text{SS}}$	25	75	μA
		$V_{PP} = V_{PPH}$	2	5	m
ı (1)	V <sub>PP</sub> supply current (program)	$V_{PP} = V_{DDQ}$	0.2	5	μA
$I_{PP1}^{(1)}$		V <sub>PP</sub> = V <sub>PPH</sub>	2	5	m
	V <sub>PP</sub> supply current (erase)	$V_{PP} = V_{DDQ}$	0.2	5	μA
I <sub>PP2</sub>	V <sub>PP</sub> supply current (read)	$V_{PP} = V_{DDQ}$	0.2	5	μA
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> supply current (standby)	$V_{PP} = V_{DDQ}$	0.2	5	μA


Notes:

1. Sampled only, not 100% tested.

2. V<sub>DD</sub> dual operation current is the sum of read and program or erase currents.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low voltage	-	0	-	0.4	V
V <sub>IH</sub>	Input High voltage	-	V <sub>DDQ</sub> -0.4	-	V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low voltage	I <sub>OL</sub> = 100 μA	-	-	0.1	V
V <sub>OH</sub>	Output High voltage	I <sub>OH</sub> = −100 μA	V <sub>DDQ</sub> -0.1	-	-	V
V <sub>PP1</sub>	V <sub>PP</sub> program voltage-logic	Program, Erase	V <sub>DDQ</sub> -0.4	-	V <sub>DDQ</sub> +0.4	V
V <sub>PPH</sub>	V <sub>PP</sub> program voltage factory	Program, Erase	8.5	9.0	9.5	V
V <sub>PPLK</sub>	Program or erase lockout	-	-	_	0.4	V
V <sub>DDPD</sub>	V <sub>DD</sub> power-down threshold	-	-	_	1.5	V
V <sub>DDPOR</sub>	V <sub>DD</sub> power-on reset threshold	-	-	_	1.6	V
V <sub>DQPOR</sub>	V <sub>DDQ</sub> power-on reset threshold	-	-	_	1.6	V


## Table 27: DC Characteristics: Voltages



#### Notes:

- 1. Write Enable,  $\overline{W}$ , is High, READY\_WAIT is active Low.
- 2. Latch Enable,  $\overline{L}$ , can be kept Low (also at board level) when the Latch Enable function is not required or supported.

## Figure 26: Asynchronous Random Access Read AC Waveforms, CR4 = 0



- 1. READY\_WAIT is active Low.
- 2. Write Enable  $(\overline{W})$  is High.




Table 28: Asynchronous Read AC Characteristics
--

				Voltage Range				
Symbol	Alt		Parameter			V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit s
	T <sub>AVAV</sub>	T <sub>RC</sub>	Address valid to next address valid	Min		85	85	ns
	T <sub>AVQV</sub>	T <sub>ACC</sub>	Address valid to output valid (random)	Max		85	85	ns
	T <sub>AVQV1</sub>	T <sub>PAGE</sub>	Address valid to output valid (page)	Max		30	30	ns
	T <sub>AXQX</sub> <sup>(1)</sup>	Т <sub>ОН</sub>	Address transition to output transition	Min		0	0	ns
	T <sub>ELTV</sub>		Chip enable Low to wait valid	Max		17	17	ns
	T <sub>ELQV</sub> <sup>(2)</sup>	T <sub>CE</sub>	Chip enable Low to output valid	Max		85	85	ns
Read Timings	T <sub>ELQX</sub> <sup>(1)</sup>	T <sub>LZ</sub>	Chip enable Low to output transition	Min		0	0	ns
Ë	T <sub>EHTZ</sub>		Chip enable High to wait Hi-Z	Max		17	17	ns
Reac	T <sub>EHQX</sub> <sup>(1)</sup>	Т <sub>ОН</sub>	Chip enable High to output transition	Min		0	0	ns
	T <sub>EHQZ</sub> <sup>(1)</sup>	T <sub>HZ</sub>	Chip enable High to output Hi-Z	Max		17	17	ns
	T <sub>GLQV</sub> <sup>(2)</sup>	T <sub>OE</sub>	Output enable Low to output valid	Max		25	25	ns
	T <sub>GLQX</sub> <sup>(1)</sup>	T <sub>OLZ</sub>	Output enable Low to output transition	Min		0	0	ns
	T <sub>GLTV</sub>		Output enable Low to wait valid	Max		17	17	ns
	T <sub>GHQX</sub> <sup>(1)</sup>	Т <sub>ОН</sub>	Output enable High to output transition	Min		0	0	ns
	T <sub>GHQZ</sub> <sup>(1)</sup>	T <sub>DF</sub>	Output enable High to output Hi-Z	Max		17	17	ns
	T <sub>GHTZ</sub>		Output enable High to wait Hi-Z	Max		17	17	ns
	T <sub>AVLH</sub>	T <sub>AVADVH</sub>	Address valid to latch enable High	Min		10	10	ns
ings	T <sub>ELLH</sub>	T <sub>ELADVH</sub>	Chip enable Low to latch enable High	Min		10	10	ns
Latch Timings	T <sub>LHAX</sub>	T <sub>ADVHAX</sub>	Latch enable High to address transition	Min		9	9	ns
-atc	T <sub>LLLH</sub>	T <sub>ADVLADVH</sub>	Latch enable pulse width	Min		10	10	ns
-	T <sub>LLQV</sub>	T <sub>ADVLQV</sub>	Latch enable Low to output valid (random)	Max		85	85	ns

1. Sampled only, not 100% tested.

2.

 $\overline{G}$  may be delayed by up to  $T_{ELQV} - T_{GLQV}$  after the falling edge of  $\overline{E}$  without increasing  $t_{ELQV}$ . Device performance over  $V_{DDQ} = 1.7V-2.0V$  is under characterization and data will be populated after verification. З.



- 1. The number of clock cycles to be inserted depends on the X latency set in the Burst Configuration Register.
- 2. The READY\_WAIT signal can be configured to be active during wait state or one cycle before. READY\_WAIT signal is active Low.
- 3. Address latched and data output on the rising clock edge.
- 4. Either the rising or the falling edge of the clock signal, K, can be configured as the active edge. Here, the active edge of K is the rising one.
- 5. The minimum system clock period is T<sub>KHQV</sub> plus the FPGA data setup time.

#### Figure 28: Synchronous Burst Read AC Waveforms, CR4 = 0





Figure 29: Clock input AC Waveform


	Symbol					Voltage Range	)	
Syı			Parameter		V <sub>DDQ</sub> = 1.7V to 2.0V <sup>(4)</sup>	V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit s
	T <sub>AVKH</sub>	T <sub>AVCLKH</sub>	Address Valid to Clock High	Min		9	9	ns
	T <sub>ELKH</sub>	T <sub>ELCLKH</sub>	Chip Enable Low to Clock High	Min		9	9	ns
	T <sub>ELTV</sub> <sup>(3)</sup>		Chip Enable Low to Wait Valid	Max		17	17	ns
Synchronous Read Timings	T <sub>EHEL</sub>		Chip Enable pulse width (subsequent synchronous reads)	Min		20	20	ns
ad	T <sub>EHTZ</sub> <sup>(3)</sup>		Chip Enable High to Wait Hi-Z	Max		17	17	ns
ous Re	T <sub>KHAX</sub>	T <sub>CLKHAX</sub>	Clock High to Address Transition	Min		10	10	ns
Lon	T <sub>KHQV</sub> <sup>(5)</sup>	т	Clock High to Output Valid	Max		- 17	17	ns
nch	T <sub>KHTV</sub> <sup>(3)</sup>	T <sub>CLKHQV</sub>	Clock High to WAIT Valid	wax		1/	17	115
sy	T <sub>KHQX</sub>	т	Clock High to Output Transition	Min		- 2	2	ns
	T <sub>KHTX</sub> <sup>(3)</sup>	T <sub>CLKHQX</sub>	Clock High to WAIT Transition			_ 2	2	115
	T <sub>LLKH</sub>	T <sub>ADVLCLKH</sub>	Latch Enable Low to Clock High	Min		9	9	ns
su	Т <sub>КНКН</sub> <sup>(5)</sup>	T <sub>CLK</sub>	Clock Period (f = 54 MHz) <sup>(5)</sup>	Min		19	19	ns
atio	T <sub>KHKL</sub>		Clock High to Clock Low	Min		- 6	6	ns
cific	T <sub>KLKH</sub>		Clock Low to Clock High			U	U	115
Spec	T <sub>F</sub>							
Clock Specifications	T <sub>R</sub>		Clock Fall or Rise Time	Max		2	2	ns

- 1. Sampled only, not 100% tested.
- 2. For other timings please refer to Table 28, page 50.
- 3. Parameter applies when READY\_WAIT is configured (CR4) with the output WAIT function.
- 4. Device performance over  $V_{DDQ} = 1.7V-2.0V$  is under characterization and data will be populated after verification.
- 5. Minimum system clock period is  $T_{KHQV}$  + FPGA SelectMAP setup time. For Virtex-5 FPGA configuration from the Platform Flash XL, the minimum system clock period is at least 17 ns ( $T_{KHQV}$ ) + 3 ns (setup time) = 20 ns.



- 1. The READY\_WAIT signal is configured to be active during wait state. READY\_WAIT signal is active Low.
- 2. Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, can be configured as the active edge. Here, the active edge is the rising one.
- 3. The number of clock pulses in the dashed area depends on the latency (default latency = 7). The first clock that occurs while L is Low, latches the address.

## Figure 30: Single Synchronous Read AC Waveforms, CR4 = 0



- 1. The number of clock cycles to be inserted depends on the X latency set in the Configuration Register.
- 2. The READY\_ WAIT signal is configured to be active during wait state. READY\_ WAIT signal is active Low.
- 3. The CLOCK signal can be held High or Low.
- 4. Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, can be configured as the active edge. Here, the active edge is the rising one.
- 5. From the moment data is valid, soon after  $\overline{G}$  becomes asserted, the READY\_WAIT signal reverts its previous level.

Figure 31: Synchronous Burst Read Suspend AC Waveforms, CR4 = 0




Figure 32: Write AC Waveforms, Write Enable Controlled

	Symbol					Voltage Range	)	
S			Alt Parameter			V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit
	T <sub>AVAV</sub>	T <sub>WC</sub>	Address Valid to Next Address Valid	Min		85	85	ns
	T <sub>AVLH</sub>		Address Valid to Latch Enable High	Min		10	10	ns
	T <sub>AVWH</sub> <sup>(2)</sup>		Address Valid to Write Enable High	Min		50	50	ns
	T <sub>DVWH</sub>	T <sub>DS</sub>	Data Valid to Write Enable High	Min		50	50	ns
S	T <sub>ELLH</sub>		Chip Enable Low to Latch Enable High	Min		10	10	ns
ßu	T <sub>ELWL</sub>	T <sub>CS</sub>	Chip Enable Low to Write Enable Low	Min		0	0	ns
<u>i</u>	T <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min		85	85	ns
Гр	T <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min		9	9	ns
olle	T <sub>GHWL</sub>		Output Enable High to Write Enable Low	Min		17	17	ns
Jtro	T <sub>LHAX</sub>		Latch Enable High to Address Transition	Min		9	9	ns
õ	T <sub>LLLH</sub>		Latch Enable Pulse Width	Min		10	10	ns
e e	T <sub>WHAV</sub> <sup>(2)</sup>		Write Enable High to Address Valid	Min		0	0	ns
Write Enable Controlled Timings	T <sub>WHAX</sub> <sup>(2)</sup>	T <sub>AH</sub>	Write Enable High to Address Transition	Min		0	0	ns
Ē	T <sub>WHDX</sub>	T <sub>DH</sub>	Write Enable High to Input Transition	Min		0	0	ns
'rite	T <sub>WHEH</sub>	T <sub>CH</sub>	Write Enable High to Chip Enable High	Min		0	0	ns
3	T <sub>WHEL</sub> <sup>(3)</sup>		Write Enable High to Chip Enable Low	Min		25	25	ns
	T <sub>WHGL</sub>		Write Enable High to Output Enable Low	Min		0	0	ns
	T <sub>WHLL</sub> <sup>(3)</sup>		Write Enable High to Latch Enable Low	Min		25	25	ns
	T <sub>WHWL</sub>	T <sub>WPH</sub>	Write Enable High to Write Enable Low	Min		25	25	ns
	T <sub>WLWH</sub>	T <sub>WP</sub>	Write Enable Low to Write Enable High	Min		50	50	ns
SC	T <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min		0	0	ns
Protection Timings	T <sub>QVWPL</sub>		Output (Status Register) Valid to Write Protect Low	Min		0	0	ns
L	T <sub>VPHWH</sub>	T <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	Min		200	200	ns
Stio	T <sub>WHVPL</sub>		Write Enable High to V <sub>PP</sub> Low	Min		200	200	ns
otec	T <sub>WHWPL</sub>		Write Enable High to Write Protect Low	Min		200	200	ns
Pro	T <sub>WPHWH</sub>		Write Protect High to Write Enable High	Min		200	200	ns

## Table 30: Write AC Characteristics, Write Enable Controlled<sup>(1)</sup>

Notes:

1. Sampled only, not 100% tested.

2. Meaningful only if  $\overline{L}$  is always kept Low.

 T<sub>WHEL</sub> and T<sub>WHLL</sub> have this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this timing into account and can insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register are issued, T<sub>WHEL</sub> and T<sub>WHEL</sub> are 0 ns.

Device performance over V<sub>DDQ</sub> = 1.7V-2.0V is under characterization and data will be populated after verification.




Figure 33: Write AC Waveforms, Chip Enable Controlled

	Symbol /					Voltage Range	)	
S			Parameter	-	V <sub>DDQ</sub> = 1.7V to 2.0V <sup>(3)</sup>	V <sub>DDQ</sub> = 2.3V to 2.7V	V <sub>DDQ</sub> = 3.0V to 3.6V	Unit
	T <sub>AVAV</sub>	T <sub>WC</sub>	Address Valid to Next Address Valid	Min		85	85	ns
	T <sub>AVEH</sub>		Address Valid to Chip Enable High	Min		50	50	ns
	T <sub>AVLH</sub>		Address Valid to Latch Enable High	Min		10	10	ns
6	T <sub>DVEH</sub>	T <sub>DS</sub>	Data Valid to Chip Enable High	Min		50	50	ns
ŋgś	T <sub>EHAX</sub>	T <sub>AH</sub>	Chip Enable High to Address Transition	Min		0	0	ns
Chip Enable Controlled Timings	T <sub>EHDX</sub>	T <sub>DH</sub>	Chip Enable High to Input Transition	Min		0	0	ns
нр	T <sub>EHEL</sub>	T <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min		25	25	ns
llee	T <sub>EHGL</sub>		Chip Enable High to Output Enable Low	Min		0	0	ns
Itro	T <sub>EHWH</sub>	Т <sub>СН</sub>	Chip Enable High to Write Enable High	Min		0	0	ns
2 2	T <sub>ELKV</sub>		Chip Enable Low to Clock Valid	Min		9	9	ns
le (	T <sub>ELEH</sub>	T <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min		50	50	ns
lab	T <sub>ELLH</sub>		Chip Enable Low to Latch Enable High	Min		10	10	ns
ш	T <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min		85	85	ns
hip	T <sub>GHEL</sub>		Output Enable High to Chip Enable Low	Min		17	17	ns
0	T <sub>LHAX</sub>		Latch Enable High to Address Transition	Min		9	9	ns
	T <sub>LLLH</sub>		Latch Enable Pulse Width	Min		10	10	ns
	T <sub>WHEL</sub> <sup>(2)</sup>		:Write Enable High to Chip Enable Low	Min		25	25	ns
	T <sub>WLEL</sub>	T <sub>CS</sub>	Write Enable Low to Chip Enable Low	Min		0	0	ns
SC	T <sub>EHVPL</sub>		Chip Enable High to V <sub>PP</sub> Low	Min		200	200	ns
juč	T <sub>EHWPL</sub>		Chip Enable High to Write Protect Low	Min		200	200	ns
μ	T <sub>QVVPL</sub>		Output (Status Register) Valid to V <sub>PP</sub> Low	Min		0	0	ns
Protection Timings	T <sub>QVWPL</sub>		Output (Status Register) Valid to Write Protect Low	Min		0	0	ns
otec	T <sub>VPHEH</sub>	$T_{VPS}$	V <sub>PP</sub> High to Chip Enable High	Min		200	200	ns
Prc	T <sub>WPHEH</sub>		Write Protect High to Chip Enable High	Min		200	200	ns

### Table 31: Write AC Characteristics, Chip Enable Controlled<sup>(1)</sup>

#### Notes:

1. Sampled only, not 100% tested.

- 2. T<sub>WHEL</sub> has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this timing into account and can insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register are issued, T<sub>WHEL</sub> is 0 ns.
- 3. Device performance over V<sub>DDQ</sub> = 1.7V-2.0V is under characterization and data will be populated after verification.




Figure 34: Reset and Power-Up AC Waveforms


Symbol	Parameter	Test Condition	Min	Unit
T <sub>PLWL</sub>	Reset Low to:	During Program	60	μs
T <sub>PLEL</sub>	Write Enable Low, Chip Enable Low,	During Erase	60	μS
T <sub>PLGL</sub> T <sub>PLLL</sub>	Output Enchle Low	Other Conditions	60	μs
T <sub>PHWL</sub> T <sub>PHEL</sub> T <sub>PHGL</sub> T <sub>PHLL</sub>	Reset High to: Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low	_	60	μs
T <sub>PLPH</sub> <sup>(1),(2)</sup>	RP Pulse Width	-	50	ns
T <sub>VDHPH</sub>	Supply Voltages High to Reset High	-	0	μs

### Table 32: Reset and Power-Up AC Characteristics

#### Notes:

1. A device reset is possible but not guaranteed if  $T_{PLPH} < 50$  ns.

2. Sampled only, not 100% tested.



#### Notes:

1. READY\_WAIT requires an external pull-up resistor to V<sub>DDQ</sub> sufficiently strong to ensure a clean Low-to-High transition within less than T<sub>RWRT</sub> when the READY\_WAIT pin is released to a high-impedance state.

Figure 35: READY\_WAIT AC Waveform

Symbol	Parameter	V <sub>DDQ</sub> = 1.7V to 2.0V <sup>(3)</sup>		V <sub>DDQ</sub> = 2.3V to 2.7V		V <sub>DDQ</sub> = 3.0V to 3.6V		Unit
		Min	Max	Min	Max	Min	Max	
T <sub>RWL</sub> <sup>(1)</sup>	READY_WAIT Low driven from the device			60	-	60	-	μs
T <sub>RWLRWH</sub>	READY_WAIT pulse driven from the system			50	_	50	-	ns
T <sub>RWRT</sub> <sup>(2)</sup>	READY_WAIT rise time			-	1	-	1	μs
T <sub>PHRWZ</sub>	Time from RP High to when device releases READY_WAIT to high-impedance state			_	200	_	200	μs
T <sub>PLRWL</sub>	Reset Low to READY_WAIT Low			-	50	_	50	ns
T <sub>RST</sub>	Time required to trigger a device reset when $V_{DD}$ drops below the maximum $V_{DDPD}$ threshold			5	15	5	15	ms
T <sub>VDDPOR</sub>	V <sub>DD</sub> ramp rate			0.2	50	0.2	50	ms
T <sub>VDQHPOR</sub>	V <sub>DDQ</sub> ramp rate			0.2	50	0.2	50	ms
T <sub>VHRWZ</sub>	Time from $V_{DD}/V_{DDQ}$ POR thresholds to when device releases READY_WAIT to high-impedance state			5	15	5	15	ms

#### Table 33: Power-Up Timing Characteristics


#### Notes:

1. Depends on the  $V_{DD}/V_{DDQ}$  operating conditions.

 READY\_WAIT requires an external pull-up resistor to V<sub>DDQ</sub> sufficiently strong to ensure a clean Low-to-High transition within less than T<sub>RWRT</sub> when the READY\_WAIT pin is released to a high-impedance state.

3. Device performance over  $V_{DDQ} = 1.7V-2.0V$  is under characterization and data will be populated after verification.

# **Ordering Information**



#### Notes:

1. See the FT64/FTG64 package specifications at http://www.xilinx.com/support/documentation/package\_specifications.htm.


Figure 36: Ordering Information

# Valid Ordering Combinations

### Table 34: Valid Ordering Combinations

XCF128XFTG64C	XCF128XFT64C

# **Marking Information**



# **Appendix A: Block Address Tables**

## Table 35: Boot Block Addresses

Bank <sup>(1)</sup>	#	Size (Kword)	Address Range
	0	16	7FC000-7FFFFF
	1	16	7F8000-7FBFFF
	2	16	7F4000-7F7FFF
	3	16	7F0000-7F3FFF
	4	64	7E0000-7EFFFF
Parameter Bank	5	64	7D0000-7DFFFF
	6	64	7C0000-7CFFFF
	7	64	7B0000-7BFFFF
	8	64	7A0000-7AFFFF
	9	64	790000-79FFFF
	10	64	780000-78FFFF
	11	64	770000-77FFFF
	12	64	760000-76FFFF
	13	64	750000-75FFFF
Denk 1	14	64	740000-74FFFF
Bank 1	15	64	730000-73FFFF
	16	64	720000-72FFFF
	17	64	710000-71FFFF
	18	64	700000-70FFFF

## Table 35: Boot Block Addresses (Cont'd)

Bank <sup>(1)</sup>	#	Size (Kword)	Address Range
	19	64	6F0000-6FFFFF
	20	64	6E0000-6EFFFF
	21	64	6D0000-6DFFFF
Bank 2	22	64	6C0000-6CFFFF
Dallk 2	23	64	6B0000-6BFFFF
	24	64	6A0000-6AFFFF
	25	64	690000-69FFFF
	26	64	680000-68FFFF
	27	64	670000-67FFFF
	28	64	660000-66FFFF
	29	64	650000-65FFFF
<b>B</b> 1 A	30	64	640000-64FFFF
Bank 3	31	64	630000-63FFFF
	32	64	620000-62FFFF
	33	64	610000-61FFFF
	34	64	600000-60FFFF
	35	64	5F0000-5FFFFF
	36	64	5E0000-5EFFFF
	37	64	5D0000-5DFFFF
	38	64	5C0000-5CFFFF
Bank 4	39	64	5B0000-5BFFFF
	40	64	5A0000-5AFFFF
	41	64	590000-59FFFF
	42	64	580000-58FFFF
	43	64	570000-57FFFF
	44	64	560000-56FFFF
	45	64	550000-55FFFF
	46	64	540000-54FFFF
Bank 5	47	64	530000-53FFFF
	48	64	520000-52FFFF
	49	64	510000-51FFFF
	50	64	500000-50FFFF
	51	64	4F0000-4FFFFF
	52	64	4E0000-4EFFFF
	53	64	4D0000-4DFFFF
	54	64	4C0000-4CFFFF
Bank 6	55	64	4B0000-4BFFFF
	56	64	4A0000-4AFFFF
	57	64	490000-49FFFF
	58	64	480000-48FFFF

## Table 35: Boot Block Addresses (Cont'd)

Bank <sup>(1)</sup>	#	Size (Kword)	Address Range
	59	64	470000-47FFFF
	60	64	460000-46FFFF
	61	64	450000-45FFFF
Bank 7	62	64	440000-44FFFF
	63	64	430000-43FFFF
	64	64	420000-42FFFF
	65	64	410000-41FFFF
	66	64	400000-40FFFF
	67	64	3F0000-3FFFFF
	68	64	3E0000-3EFFFF
	69	64	3D0000-3DFFFF
<b>D</b> eck 0	70	64	3C0000-3CFFFF
Bank 8	71	64	3B0000-3BFFFF
	72	64	3A0000-3AFFFF
	73	64	390000-39FFFF
	74	64	380000-38FFFF
	75	64	370000-37FFFF
	76	64	360000-36FFFF
_	77	64	350000-35FFFF
	78	64	340000-34FFFF
Bank 9	79	64	330000-33FFFF
	80	64	320000-32FFFF
_	81	64	310000-31FFFF
_	82	64	300000-30FFFF
	83	64	2F0000-2FFFFF
_	84	64	2E0000-2EFFFF
_	85	64	2D0000-2DFFFF
	86	64	2C0000-2CFFFF
Bank 10	87	64	2B0000-2BFFFF
	88	64	2A0000-2AFFFF
	89	64	290000-29FFFF
	90	64	280000-28FFFF
	91	64	270000-27FFFF
_	92	64	260000-26FFFF
_	93	64	250000-25FFFF
	94	64	240000-24FFFF
Bank 11	95	64	230000-23FFFF
	96	64	220000-22FFFF
	97	64	210000-21FFFF
	98	64	200000-20FFFF

Bank <sup>(1)</sup>	#	Size (Kword)	Address Range
	99	64	1F0000-1FFFFF
-	100	64	1E0000-1EFFFF
-	101	64	1D0000-1DFFFF
Bank 12	102	64	1C0000-1CFFFF
Darik 12	103	64	1B0000-1BFFFF
-	104	64	1A0000-1AFFF
-	105	64	190000-19FFFF
-	106	64	180000-18FFFF
	107	64	170000-17FFF
-	108	64	160000-16FFF
-	109	64	150000-15FFFI
Bank 13	110	64	140000-14FFFF
Bank 13	111	64	130000-13FFFF
-	112	64	120000-12FFFI
-	113	64	110000-11FFFI
-	114	64	100000-10FFFF
	115	64	0F0000-0FFFF
-	116	64	0E0000-0EFFF
-	117	64	0D0000-0DFFFI
Demix 14	118	64	0C0000-0CFFFI
Bank 14	119	64	0B0000-0BFFFI
-	120	64	0A0000-0AFFFI
-	121	64	090000-09FFFI
-	122	64	080000-08FFFI
	123	64	070000-07FFF
-	124	64	060000-06FFF
-	125	64	050000-05FFFF
Bonk 15	126	64	040000-04FFFI
Bank 15	127	64	030000-03FFFI
-	128	64	020000-02FFFI
-	129	64	010000-01FFFF
	130	64	000000-00FFFE

### Table 35: Boot Block Addresses (Cont'd)

#### Notes:

1. There are two Bank Regions: Bank Region 1 contains all the banks made up of main blocks only; Bank Region 2 contains the banks made up of the parameter and main blocks (Parameter Bank).

# **Appendix B: Common Flash Interface**

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from flash memory devices. This interface allows system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling software to upgrade itself when necessary.

When the Read CFI Query Command is issued, the device enters CFI Query mode and the data structure is read from

the memory. Table 36, through and Table 45, page 70 show the addresses used to retrieve the data. The Query data is always presented on the lowest order data outputs (DQ7–DQ0), the other outputs (DQ15–DQ8) are set to '0'.

The CFI data structure also contains a security area where a unique 64-bit security number is written (Figure 9, page 22). The security number cannot be changed and can only be accessed in Read mode. Read Array command is used to return to Read mode.

Offset	Subsection Name	Description
000h	Reserved	Reserved for algorithm-specific information
010h	CFI Query Identification String	Command set ID and algorithm data offset
01Bh	System Interface Information	Device timing & voltage information
027h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
A	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)
080h	Security Code Area	Lock Protection Register Unique device Number and User Programmable OTP

#### Table 36: Query Structure Overview

#### Notes:

1. The flash memory displays the CFI data structure when CFI Query command is issued. This table lists the main sub-sections detailed in Table 38, page 66, and Table 41, page 68. Query data is always presented on the lowest order data outputs.

Offset	Description	Value
000h	Manufacturer code	0049h
001h	Device code	506Bh
002h-00Fh	Reserved	Reserved
010h 011h 012h	Query Unique ASCII String "QRY"	0051h ("Q") 0052h ("R") 0059h ("Y")
013h 014h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm	0001h 0000h
015h 016h	Address for Primary Algorithm extended Query table (see Table 40, page 67)	<b>Offset = P =</b> 000Ah 0001h
017h 018h	Alternate Vendor Command Set and Control Interface ID Code second vendor (specified algorithm supported)	0000h 0000h
019h 01Ah	Address for Alternate Algorithm extended Query tableValue = A 000	

Table 37: CFI Query Identification String

Offset	Data	Description	Value
01Bh	0017h	V <sub>DD</sub> Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7V
01Ch	0020h	V <sub>DD</sub> Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2V
01Dh	0085h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	8.5V
01Eh	0095h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	9.5V
01Fh	0004h	Typical time-out per single byte/word program = 2 <sup>n</sup> µs	16 µs
020h	0009h	Typical time-out for Buffer Program = $2^n \mu s$	512 µs
021h	000Ah	Typical time-out per individual block erase = 2 <sup>n</sup> ms	1s
022h	0000h	Typical time-out for full chip erase = $2^n$ ms	_
023h	0004h	Maximum time-out for word program = 2 <sup>n</sup> times typical	256 µs
024h	0004h	Maximum time-out for Buffer Program = 2 <sup>n</sup> times typical	8192 µs
025h	0002h	Maximum time-out per individual block erase = 2 <sup>n</sup> times typical	4s
026h	0000h	Maximum time-out for chip erase = 2 <sup>n</sup> times typical	_

## Table 38: CFI Query System Interface Information

## Table 39: Device Geometry Definition

Offset	Data	Description	Value
027h	0018h	Device Size = 2 <sup>n</sup> in number of bytes	16 Mbytes
028h 029h	0001h 0001h	Flash Device Interface Code description	x16 Sync.
02Ah 02Bh	0006h 0000h	Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>	64 bytes
02Ch	0002h	Number of identical sized erase block regions within the device bit 7 to $0 = x =$ number of Erase Block Regions	2
02Dh 02Eh	007Eh 0000h	Erase Block Region 1 Information Number of identical-size erase blocks = 007Eh + 1	127
02Fh 030h	0000h 0002h	Erase Block Region 1 Information Block size in Region 1 = 0200h × 256 byte	128 Kbyte
031h 032h	0003h 0000h	Erase Block Region 2 Information Number of identical-size erase blocks = 0003h + 1	4
033h 034h	0080h 0000h	Erase Block Region 2 Information Block size in Region 2 = 0080h × 256 byte	32 Kbyte
035h 038h	Reserved	Reserved for future erase block region information	_

Offset	Data	Description	Value
(P)h = 10Ah	0050h 0052h 0049h	Primary Algorithm extended Query table unique ASCII string "PRI"	"P" R" "I"
(P+3)h = 10Dh	0031h	Major version number, ASCII	"1"
(P+4)h = 10Eh	0033h	Minor version number, ASCII	"3"
(P+5)h = 10Fh (P+7)h = 111h	00E6h 0003h 0000h	Extended Query table contents for Primary Algorithm. Address (P+5)h contains less significant byte: bit 0 Chip Erase supported (1 = Yes, 0 = No) bit 1 Erase Suspend supported (1 = Yes, 0 = No) bit 2 Program Suspend supported (1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Queued Erase supported (1 = Yes, 0 = No) bit 5 Instant individual block locking supported (1 = Yes, 0 = No) bit 6 Protection bits supported (1 = Yes, 0 = No) bit 7 Page mode read supported (1 = Yes, 0 = No) bit 8 Synchronous read supported (1 = Yes, 0 = No)	No Yes Yes No Yes Yes Yes Yes
<b>(P+8)h =</b> 112h	0000h	bit 9 Simultaneous operation supported $(1 = \text{Yes}, 0 = \text{No})$ bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	Yes
<b>(P+9)h =</b> 113h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query: bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	
(P+A)h = 114h (P+B)h = 115h	0003h 0000h	Block Protect Status Defines which bits in the Block Status Register section of the Query are implemented: bit 0 Block protect Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2; Reserved for future use undefined bits are '0'	Yes Yes
(P+C)h = 116h	0018h	V <sub>DD</sub> Logic Supply Optimum Program/Erase voltage (highest performance): bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8V
<b>(P+D)h =</b> 117h	0090h	V <sub>PP</sub> Supply Optimum Program/Erase voltage: bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	

## Table 40: Primary Algorithm-Specific Extended Query Table

Offset	Data	Description	Value
(P+E)h = 118h	0002h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	2
(P+F)h = 119h	0080h	Protection Register 1: Protection Description:	80h
(P+10)h = 11Ah	0000h	Bits 0-7 Lower byte of protection register address	00h
(P+ 11)h = 11Bh	0003h	Bits 8-15 Upper byte of protection register address Bits 16-23 2 <sup>n</sup> bytes in factory pre-programmed region	8 bytes
(P+12)h = 11Ch	0003h	Bits 24-31 2 <sup>n</sup> bytes in user programmable region	8 bytes
(P+13)h = 11Dh	0089h		89h
(P+14)h = 11Eh	0000h		00h
(P+15)h = 11Fh	0000h	Protection Register 2: Protection Description:	00h
(P+16)h = 120h	0000h	Bits 0-31 protection register address	00h
(P+17)h = 121h	0000h	Bits 32-39 <sup>n</sup> number of factory programmed regions (lower byte) Bits 40-47 <sup>n</sup> number of factory programmed regions (upper byte)	0
(P+18)h = 122h	0000h	Bits 48-55 2 <sup>n</sup> bytes in factory programmable region	0
(P+19)h = 123h	0000h	<ul> <li>Bits 56-63 <sup>n</sup> number of user programmable regions (lower byte)</li> <li>Bits 64-71 <sup>n</sup> number of user programmable regions (upper byte)</li> </ul>	0
(P+1A)h = 124h	0010h	Bits 72-79 2n bytes in user programmable region	16
(P+1B)h = 125h	0000h		0
(P+1C)h = 126h	0004h		16

## Table 41: Protection Register Information

## Table 42: Burst Read Information

Offset	Data	Description	Value
<b>(P+1D)h =</b> 127h	0003h	Page-mode read capability bits 0-7 n' such that 2 <sup>n</sup> HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width.	8 bytes
<b>(P+1E)h =</b> 128h	0004h	Number of synchronous mode read configuration fields that follow.	4
<b>(P+1F)h =</b> 129h	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 n' such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width.	4
<b>(P+20)h =</b> 12Ah	(P+20)h = 12Ah 0002h	Synchronous mode read capability configuration 2	8
( <b>P-21)h =</b> 12Bh	0003h	Synchronous mode read capability configuration 3	16
(P+22)h = 12Ch	(P+22)h = 12Ch 0007h	Synchronous mode read capability configuration 4	Cont.

### Table 43: Bank and Erase Block Region Information<sup>(1,2)</sup>

Offset	Data	Description
(P+23)h = 12Dh	02h	Number of Bank Regions within the device

#### Notes:

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Table 35, page 61.

## Table 44: Bank and Erase Block Region 1 Information<sup>(1,2)</sup>

Offset	Data	Description
(P+24)h = 12Eh	0Fh	Number of identical banks within Bank Region 1
<b>(P+25)h =</b> 12Fh	00h	
<b>(P+26)h =</b> 130h	11h	Number of program or erase operations allowed in Bank Region 1: Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
<b>(P+27)h =</b> 131h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
<b>(P+28)h =</b> 132h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
<b>(P+29)h =</b> 133h	01h	Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-sized erase blocks. Symmetrically blocked banks have one blocking region <sup>(2)</sup> .
<b>(P+2A)h =</b> 134h	07h	Bank Region 1 Erase Block Type 1 Information: Bits 0–15: n+1 = number of identical-sized erase blocks Bits 16–31: n×256 = number of bytes in erase block region
(P+2B)h = 135h	00h	
(P+2C)h = 136h	00h	
<b>(P+2D)h =</b> 137h	02h	
(P+2E)h = 138h	64h	Bank Region 1 (Erase Block Type 1)
(P+2F)h = 139h	00h	Minimum block erase cycles × 1000
(P+30)h = 13Ah	01h	Bank Region 1 (Erase Block Type 1): Blts per cell, internal ECC Bits 0–3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5–7: reserved
<b>(P+31)h =</b> 13Bh	03h	Bank Region 1 (Erase Block Type 1): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3–7: reserved
_	_	Bank Region 1 Erase Block Type 2 InformationBits 0–15: n+1 = number of identical-sized erase blocksBits 16–31: n×256 = number of bytes in erase block regionBank Region 1 (Erase Block Type 2)Minimum block erase cycles × 1000
		Bank Regions 1 (Erase Block Type 2): Bits per cell, internal ECC         Bits 0–3: bits per cell in erase region         Bit 4: reserved for "internal ECC used"         Bits 5–7: reserved         Bank Region 1 (Erase Block Type 2): Page mode and Synchronous mode capabilities         Bit 0: Page-mode reads permitted         Bit 1: Synchronous reads permitted         Bit 2: Synchronous writes permitted

#### Notes:

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Table 35, page 61.

## Table 45: Bank and Erase Block Region 2 Information<sup>(1,2)</sup>


Offset	Data	Description
(P+32)h = 13Ch	01h	
<b>(P+33)h =</b> 13Dh	00h	— Number of identical banks within Bank Region 2
(P+34)h = 13Eh	11h	Number of program or erase operations allowed in Bank Region 2: Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
(P+35)h = 13Fh	00h	Number of program or erase operations allowed in other banks while a bank in this region programming Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
(P+36)h = 140h	00h	Number of program or erase operations allowed in other banks while a bank in this region erasing Bits 0–3: Number of simultaneous program operations Bits 4–7: Number of simultaneous erase operations
(P+37)h = 141h	02h	Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-sized erase blocks. Symmetrically blocked banks have one blocking region. <sup>(2)</sup>
<b>(P+38)h =</b> 142h	06h	Bank Region 2 Erase Block Type 1 Information Bits 0–15: n+1 = number of identical-sized erase blocks Bits 16–31: n×256 = number of bytes in erase block region
<b>(P+39)h =</b> 143h	00h	
<b>(P+3A)h =</b> 144h	00h	
<b>(P+3B)h =</b> 145h	02h	
<b>(P+3C)h =</b> 146h	64h	Bank Region 2 (Erase Block Type 1)
(P+3D)h = 147h	00h	Minimum block erase cycles × 1000
(P+3E)h = 148h	01h	Bank Region 2 (Erase Block Type 1): Bits per cell, internal ECC Bits 0–3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5–7: reserved
<b>(P+3F)h =</b> 149h	03h	Bank Region 2 (Erase Block Type 1):Page mode and Synchronous mode capabilities (definin Table 42, page 68) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3–7: reserved
<b>(P+40)h =</b> 14Ah	03h	
<b>(P+41)h =</b> 14Bh	00h	Bank Region 2 Erase Block Type 2 Information
<b>(P+42)h =</b> 14Ch	80h	<ul> <li>Bits 0–15: n+1 = number of identical-sized erase blocks</li> <li>Bits 16–31: n×256 = number of bytes in erase block region</li> </ul>
(P+43)h = 14Dh	00h	
(P+44)h = 14Eh	64h	Bank Region 2 (Erase Block Type 2)
(P+45)h = <b>14Fh</b>	00h	Minimum block erase cycles × 1000
<b>(P+46)h =</b> 150h	01h	Bank Region 2 (Erase Block Type 2): Bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5–7: reserved
(P+47)h = 151h	03h	Bank Region 2 (Erase Block Type 2): Page mode and Synchronous mode capabilities (defin in Table 42, page 68) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3–7: reserved
<b>(P+48)h =</b> 152h	-	Feature Space definitions
<b>(P+49)h =</b> 153h	_	Reserved

#### Notes:

1. The variable P is a pointer which is defined at CFI offset 015h.

2. Bank Regions. There are two Bank Regions, see Table 35, page 61.


# **Appendix C: Flowcharts and Pseudocodes**



#### Notes:


- 1. Status check of SR1 (Protected Block), SR3 (VPP Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Any address within the bank can equally be used.
- 4. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.

#### Figure 38: Program Flowchart and Pseudocode



- 1. Any address within the bank can equally be used.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.


Figure 39: Blank Check Flowchart and Pseudocode



- 1. n + 1 is the number of data being programmed.
- 2. Next Program data is an element belonging to buffer\_Program[].data; Next Program address is an element belonging to buffer\_Program[].address
- 3. Routine for Error Check by reading SR3, SR4 and SR1.
- 4. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.


#### Figure 40: Buffer Program Flowchart and Pseudocode

www.xilinx.com




- 1. The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.
- 2. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.

Figure 41: Program Suspend & Resume Flowchart and Pseudocode



- 1. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 2. Any address within the bank can equally be used.
- 3. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.


Figure 42: Block Erase Flowchart and Pseudocode



2.

- 1. The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.
  - To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.


# Figure 43: Erase Suspend & Resume Flowchart and Pseudocode



- 1. Any address within the bank can equally be used.
- 2. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.

Figure 44: Locking Operation Flowchart and Pseudocode


# 



# Notes:

- 1. Status check of SR1 (Protected Block), SR3 (VPP Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- 3. Any address within the bank can equally be used.
- 4. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.

# Figure 45: Protection Register Program Flowchart and Pseudocode



1. To read the memory in Asynchronous mode, the CR15 Configuration Register bit must be written to 1.

# Figure 46: Buffer Enhanced Factory Program Flowchart and Pseudocode

# **Appendix D: Command Interface State Tables**

Table 46: Command Interface States – Modify Table, Next State<sup>(1)</sup>

		Command Input												
Current	CI State	Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4</sup> ) (10/40h)	Buffer Program <sup>(3)(4)</sup> ( <b>ɛ</b> ଃᡅ)	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check Setup (всh)	Erase Confirm P/E Resume, Block Unlock Confirm, BEFP Confirm <sup>(3)(4)</sup> (D0h)	Blank Check confirm (СВҺ)	Buffer Program, Program/ Erase Suspend (в0h)	Read Status Register (70h)	Clear Status Register <sup>(5)</sup> (50h)	Read Electronic Signature, Read CFI Query	
Re	ady	Ready	Program Setup	BP Setup	Erase Setup	BEFP Setup	Blank Check setup			Read	ly			
Lock/C	R Setup	Ready (Lock Error) Ready (Lock Error) Block Bready (Lock Error)												
	Setup						OTP Bus	sy	1					
OTP	Busy	OTP Busy	IS in OTP Busy	OTP busy	IS in OTF	P Busy			ОТ	P Busy				
	IS in OTP busy		OTP Busy											
	Setup	Program Busy												
	Busy	Program Busy	IS in Pro Bus		Program Busy		Program Busy	Progr	ram Bu	sy	Prog. Susp.	Progra	am Busy	
Program	IS in Program Busy						Program B	usy						
	Suspend	PS	IS in PS	PS	IS in Pro Suspe		PS	Program Busy		Prog	Iram Su	spend		
	IS in PS			I	1	Р	rogram Sus	spend	r					
	Setup				Buffer Proo	gram Lo	ad 1 (give v	word count lo	ad (N-	1))				
	Buffer Load 1		if N=0 go	to Buffer	Program C	Confirm.	Else (N. 0)	go to Buffer	Progra	m Load 2	2 (data I	oad)		
	Buffer Load 2			Buffer Pr	ogram Con	firm wh	en count =(	);Else Buffer	Progra	m Load 2	<u>p</u> (7)			
	Confirm		Ready (	(error)			BP Busy			Read	y (error	)		
Buffer Program	Busy	BP Busy	IS in BF	Busy	BP Busy	IS in	BP Busy	BF	P Busy	Busy BP Buffer Program Susp. Busy				
riograff	IS in BP Busy		·			But	ifer Prograr	m Busy						
	Suspend	BP Suspend	IS in BP S	Suspend	BP Suspen d	IS in BP Susp end	BP Suspend	BP busy B		Buffer Program Suspend			d	
	IS in BP Suspend					Buffe	r Program	Suspend						

# Table 46: Command Interface States – Modify Table, Next State<sup>(1)</sup> (Cont'd)

					•	С	ommand I	Input						
Current	CI State	Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4</sup> ) (10/40h)	Buffer Program <sup>(3)(4)</sup> (포৪ <b>h</b> )	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check Setup (BCh)	Confirm, BEFP Confirm <sup>(3)(4)</sup> (ро <b></b> ь)	Erase Confirm P/E Resume, Block Unlock	Blank Check confirm (СВЪ)	Buffer Program, Program/ Erase Suspend (в0h)	Read Status Register (70h)	Clear Status Register <sup>(5)</sup> (50h)	Read Electronic Signature, Read CFI Query
		S	Setup Ready (error)Erase BusyReady (error)											
	Busy	Erase Busy									sy			
Erase	IS in Erase Busy						Erase Bu	sy						
	Suspend	Erase Suspend												
	IS in ES		Erase Suspend											
		Setup Program Busy in Erase Suspend												
	Busy	Program Busy in ES	IS in Program Busy in ES		m Busy in ES		Program y in ES Program Bu			Busy in ES PS in ES			in E	am Busy Erase spend
Program in Erase Suspend	IS in Program busy in ES	Program busy in Erase Suspend												
	Suspend	PS in ES	IS in PS in ES	PS in ES				19	S in Pr	ogram				
	Suspend in ES	PS in ES	Program ES				Progra	am Sus	spend	in Eras	e Susper	nd		
	IS in PS in ES		1		Pro	gram Si	uspend in E	Erase S	Suspei	nd				
	Setup				ogram Load Buffer Prog									
	Buffer Load 1			E	Buffer Prog	ram Loa	ad 2 in Eras	se Sus	pend (	data lo	ad)			
Buffer Program	Buffer Load 2	Else Buff	fer Program			spend (I		r Progr	am wi			t if any t	olock ad	dress is
in Erase Suspend	Confirm		Erase S	uspend (	sequence e	error)		BP Bu E	usy in S	Era	ase Susp	end (se	quence	error)
	Busy	BP Busy in ES	IS in BP Busy in ES	BP busy in ES	IS in BP I ES		BF	Busy	in ES	1	BP Susp. in ES	Buffer	Progran ES	n Busy in
	IS in BP busy in ES	Buffer Program Busy in Erase Suspend												

# Table 46: Command Interface States – Modify Table, Next State<sup>(1)</sup> (Cont'd)

						С	ommand I	nput						
Current CI State		Read Array <sup>(2)</sup> (FFh)	Program Setup <sup>(3)(4</sup> ) (10/40h)	Buffer Program <sup>(3)(4)</sup> (포8h)	Block Erase, Setup <sup>(3)(4)</sup> (20h)	BEFP Setup (80h)	Blank Check Setup (BCh)	Confirm, BEFP Confirm <sup>(3)(4)</sup> (дођ	Erase Confirm P/E Resume, Block Unlock	Blank Check confirm (СВћ)	Buffer Program, Program/ Erase Suspend (в0ћ)	Read Status Register (70h)	Clear Status Register <sup>(5)</sup> (50h)	Read Electronic Signature, Read CFI Query
Buffer Program in Erase Suspend	Suspend	BP Suspend in ES	IS in BP Suspend in ES	Suspend Suspend in Suspend (2 문 Buffer Program Suspend in Erase								Erase S	uspend	
(Cont'd)	IS in BP Suspend in ES				l	BP Susp	bend in Era	se Sus	pend					
Blank	Setup			R	eady (erro	r)				Blank Check busy		Ready	(error)	
Check	Busy	Blank Check busy	Check Check Check List Blank Blank Check busy											
Lock/CR Setup in Erase Suspend		Erase Su	spend (Loc	k Error)		Erase	Erase Suspend (Lock Error)				rror)			
Buffer EFP	Setup			error)	BEFP Ready (error) Busy									
	Busy						BEFP Bus	y <sup>(6)</sup>						

#### Notes:

- 1. CI = Command Interface: CR = Configuration register: BEFP = Buffer Enhanced Factory program: P/E C = Program/Erase controller: IS = Illegal State: BP = Buffer Program: ES = Erase Suspend.
- 2. At power-up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
- 3. The two cycle command should be issued to the same bank address.
- 4. If the P/E C is active, both cycles are ignored.
- 5. The Clear Status Register command clears the SR error bits except when the P/E C. is busy or suspended.
- 6. BEFP is allowed only when Status Register bit SR0 is reset to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.
- 7. Buffer Program will fail at this point if any block address is different from the first address.

Table 47: Command Interface States – Modify	r Table, Next Output State <sup>(1,2)</sup>
---	---

	Command Input											
Current CI State	Read Array <sup>(3)</sup> ( <b>F</b> Fh)	Program Setup <sup>(4)(5)</sup> (10/40h)	Buffer Program (ธ8カュ)	Block Erase, Setup <sup>(4)(5)</sup> (20h)	BEFP Setup (80h)	Blank Check Setup (всь)	Erase Confirm P/E Resume, Block Unlock Confirm, BEFP Confirm <sup>(4)(5)</sup> (дод)	Blank Check confirm (СВћ)	Program/ Erase Suspend (฿0カ)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic Signature, Read CFI Query (୨ <b>0</b> 뇨, ୨8 <b></b> ឯ)
Program Setup												
Erase Setup												
OTP Setup												
Program Setup in Erase Suspend												
BEFP Setup												
BEFP Busy												
Buffer Program Setup												
Buffer Program Load 1												
Buffer Program Load 2												
Buffer Program Confirm						State	us Register					
Buffer Program Setup in Erase Suspend						Statt						
Buffer Program Load 1 in Erase Suspend												
Buffer Program Load 2 in Erase Suspend												
Buffer Program Confirm in Erase Suspend												
Blank Check setup												
Lock/CR Setup												
Lock/CR Setup in Erase Suspend												

www.xilinx.com

						Com	mand Input					
Current CI State	Read Array <sup>(3)</sup> ( <del>F</del> Fh)	Program Setup <sup>(4)(5)</sup> (10 / 40h)	Buffer Program (ธ8h)	Block Erase, Setup <sup>(4)(5)</sup> (20h)	BEFP Setup (80h)	Blank Check Setup (всѣ)	Program/ Erase Suspend (Β0ħ) Blank Check confirm (CBħ) Erase Confirm P/E Resume, Block Unlock Confirm, BEFP Confirm <sup>(4)(5)</sup> ( <b>D</b> 0ħ)			Read Status Register (70h)	Clear Status Register (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)
OTP Busy												Status Register
Ready												
Program Busy												
Erase Busy												
Buffer Program Busy												
Program/Erase Suspend									Sta	Outp		
Buffer Program Suspend	Array		Sta	atus Regis	ster		Output U	ed	Status Register	Output Unchangec	Electronic	
Program Busy in Erase Suspend									egister	change	Signature/ CFI	
Buffer Program Busy in Erase Suspend									ă			
Program Suspend in Erase Suspend												
Buffer Program Suspend in Erase Suspend												
Blank Check busy												
Illegal State						Output	Unchanged					

# Table 47: Command Interface States – Modify Table, Next Output State<sup>(1,2)</sup> (Cont'd)

# Notes:

1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.

2. CI = Command Interface: CR = Configuration Register: BEFP = Buffer Enhanced Factory Program: P/E. C. = Program/Erase Controller.

3. At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.

4. The two cycle command should be issued to the same bank address.

5. If the P/E.C. is active, both cycles are ignored.

www.xilinx.com

			Command Input										
Current CI State	Lock/CR Setup <sup>(2)</sup> (60h)	OTP Setup( <sup>2)</sup> (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) <sup>(3)</sup> (xxxxh)	Illegal Command <sup>(4)</sup>	P/E C Operation Completed <sup>(5)</sup>					
Ready	Lock/CR Setup	OTP Setup											
Lock/CR Setup	Ready (Loc	k error)	error) Ready Ready (Lock error)										
	Setup	OTP Busy x											
OTP	Busy	IS in O	TP Busy	OTP Busy									
	IS in OTP busy		IS Ready										
	Setup			Progr	am Busy			_					
	Busy	IS in Prog	gram Busy		Progra	m Busy		Ready					
Program	IS in Program busy	Program Busy						IS Ready					
	Suspend	IS i	IS in PS Program Suspend										
	IS in PS	Program Suspend						_					
	Setup	Buffer Program Load 1 (give word count load (N-1)											
	Buffer Load 1			gram Load 2 <sup>(6)</sup>		Exit	see note (6)	_					
	Buffer Load 2	Buffer	Program Co	nfirm when cou	ınt =0; Else Bı	uffer Program	Load 2 <sup>(9)</sup>	_					
	Confirm		-	Read	ly (error)	-		_					
Buffer Program	Busy	IS in E	P Busy		Buffer Pro	gram Busy		Ready					
	IS in Buffer Program busy	Buffer Program Busy											
	Suspend	IS in BP Suspend Buffer Program Suspend											
	IS in BP Suspend			Buffer Prog	gram Suspend			_					
	Setup			Read	ly (error)			_					
	Busy	IS in Era	ase Busy		Erase	e Busy		Ready					
Erase	IS in Erase busy			Eras	e Busy			IS ready					
	Suspend	Lock/CR Setup in ES	IS in ES		Erase S	Suspend		_					
	IS in ES	Erase Suspend											
	Setup			Program Busy	in Erase Susp	end		_					
	Busy	IS in Program busy in Erase Suspend ES Program Busy in Erase Suspend						ES					
Program in Erase Suspend	IS in Program busy in ES			Program Busy	in Erase Susp	end		IS in ES					
	Suspend	IS in P											
	IS in PS in ES	Program Suspend in Erase Suspend											

# Table 48: Command Interface States – Lock Table, Next State<sup>(1)</sup>

	Command Input											
Current CI State	Lock/CR Setup <sup>(2)</sup> (60h)	OTP Setup( <sup>2)</sup> (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) <sup>(3)</sup> (xxxxh)	lllegal Command <sup>(4)</sup>	P/E C Operation Completed <sup>(5)</sup>				
	Setup	Buffe	r Program Lo	ad 1 in Erase S	Suspend (give	word count loa	ud (N-1))					
	Buffer Load 1	Buffer	Program Loa	d 2 in Erase Su	Ispend <sup>(7)</sup>	Exit	see note (7)					
	Buffer Load 2	Buffer Pro	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend <sup>(9)</sup>									
Duffer Dreams in	Confirm											
Buffer Program in Erase Suspend	Busy	IS in BP	BP busy in ES Buffer Program Busy in Erase Suspend ES		Buffer Program Busy in Erase Suspend							
	IS in BP busy in ES		BP busy in ES		IS in ES							
	Suspend	IS in BP suspend in ES Buffer Program Suspend in Erase Suspend										
	IS in BP Suspend in ES		Buffe	_								
	Setup			Read	_							
Blank Check	Blank Check busy	IS in Blank	Check busy		Blank Cl	heck busy		Ready				
Lock/CR Se	etup in ES		Suspend ( error)	Erase S	uspend	Erase Suspe	nd (Lock error)	_				
	Setup			Read	ly (error)			-				
BEFP	Busy		BEFF	P Busy <sup>(8)</sup>	Exit	BEFP Busy <sup>(8)</sup>	_					

# Table 48: Command Interface States – Lock Table, Next State<sup>(1)</sup> (Cont'd)

# Notes:

1. CI = Command Interface: CR = Configuration register: BEFP = Buffer Enhanced Factory program: P/E C = Program/Erase controller: IS = Illegal State: BP = Buffer program: ES = Erase suspend: WA0 = Address in a block different from first BEFP address.

- 2. If the P/E C is active, both cycle are ignored.
- 3. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 4. Illegal commands are those not defined in the command set.
- 5. -: not available. In this case the state remains unchanged.
- 6. If N = 0 go to Buffer Program Confirm. Else (not = 0) go to Buffer Program Load 2 (data load)
- 7. If N = 0 go to Buffer Program Confirm in Erase suspend. Else (not = 0) go to Buffer Program Load 2 in Erase suspend.
- 8. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.
- 9. Buffer Program will fail at this point if any block address is different from the first address

	Command Input									
Current Cl State	Lock/CR Setup <sup>(3)</sup> ( 60h)	Blank Check setup (BCh)	OTP Setup <sup>(3)</sup> (C0h)	Blank Check Confirm (CBh)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit <sup>(4)</sup> (FFFFh)	Illegal Command <sup>(5)</sup>	P. E./C. Operation Completed
Program Setup										
Erase Setup										
OTP Setup										
Program Setup in Erase Suspend										
BEFP Setup										
BEFP Busy										
Buffer Program Setup	-									
Buffer Program Load 1	-									
Buffer Program Load 2										
Buffer Program Confirm					Status Re	egister				Output
Buffer Program Setup in Erase Suspend										Output Unchanged
Buffer Program Load 1 in Erase Suspend										
Buffer Program Load 2 in Erase Suspend	-									
Buffer Program Confirm in Erase Suspend										
Blank Check setup										
Lock/CR Setup										
Lock/CR Setup in Erase Suspend			Statu	s Register			Array	Status	s Register	

# Table 49: Command Interface States – Lock Table, Next Output State<sup>(1,2)</sup>

					Со	mmand Input				
Current Cl State	Lock/CR Setup <sup>(3)</sup> ( 60h)	Blank Check setup (BCh)	OTP Setup <sup>(3)</sup> (C0h)	Blank Check Confirm (CBh)	Block Lock Confirm (01h)	Block Lock- Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit <sup>(4)</sup> (FFFFh)	Illegal Command <sup>(5)</sup>	P. E./C. Operation Completed
OTP Busy										
Ready										
Program Busy										
Erase Busy										
Buffer Program Busy										
Program/Eras e Suspend										
Buffer Program Suspend										
Program Busy in Erase Suspend	Sta	atus Regis	ster		Output	Unchanged	Array	Output U	nchanged	
Buffer Program Busy in Erase Suspend	-									
Program Suspend in Erase Suspend										
Buffer Program Suspend in Erase Suspend										
Blank Check busy										
Illegal State				1	Outp	out Unchanged		1		

# Table 49: Command Interface States – Lock Table, Next Output State<sup>(1,2)</sup> (Cont'd)

### Notes:

- 1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.
- 2. CI = Command Interface; CR = Configuration Register; BEFP = Buffer Enhanced Factory Program; P/E. C. = Program/Erase Controller.
- 3. If the P/E.C. is active, both cycles are ignored.
- 4. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
- 5. Illegal commands are those not defined in the command set.

# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
12/13/07	1.0	Initial Xilinx release.
03/31/08	2.0	<ul> <li>Added bus operations and advance device specifications:</li> <li>Expanded "Command Interface," page 14, adding new sections.</li> <li>Added the following sections: <ul> <li>"Status Register," page 23</li> <li>"Configuration Register," page 26</li> <li>"Read Modes," page 34</li> <li>"Dual Operations and Multiple Bank Architecture," page 35</li> <li>"Block Locking," page 37</li> <li>"Power-On Reset," page 39</li> <li>"First Address Latching Sequence," page 41</li> <li>"Program and Erase Times and Endurance Cycles," page 44</li> <li>"Maximum Rating," page 45</li> <li>"DC and AC Parameters," page 45</li> <li>"Appendix A: Block Address Tables," page 61</li> <li>"Appendix B: Common Flash Interface," page 65</li> <li>"Appendix D: Command Interface State Tables," page 80</li> </ul> </li> <li>Other corrected resistor values in Figure 7, page 10.</li> <li>Corrected resistor values and removed external resistors from signal K in Figure 8, page 11.</li> <li>Updated "Marking Information," page 61.</li> </ul>
05/14/08	2.1	<ul> <li>Data sheet status changed from Advance to Preliminary.</li> <li>Corrected the nomenclature for the FT64 package.</li> <li>Replaced section "FPGA Master BPI-Up Configuration Mode." with section "Alternate Configuration Modes," page 11.</li> <li>Updated Figure 19, page 40 with annotations for T<sub>VDDPOR</sub>.</li> <li>Updated Table 21, page 44 to show correct values of V<sub>PP</sub></li> <li>Updated Table 31, page 58.</li> <li>Updated trademark references.</li> </ul>
10/29/08	2.2	<ul> <li>Minor corrections throughout.</li> <li>Updated Figure 1, page 2, Figure 8, page 12, Figure 9, page 22, Figure 13, page 31, Figure 16, page 33, Figure 18, page 39, Figure 19, page 40, and Figure 25, page 46.</li> <li>Updated Figure 15, page 32, Figure 17, page 33, Figure 21, page 42, Figure 34, page 58, and Figure 35, page 59 to reflect changed timing parameter nomenclature.</li> <li>Added maximum rating for junction temperature to Table 22, page 45.</li> <li>Added Table 24, page 46.</li> <li>Updated Table 2, page 5, Table 4, page 8, Table 9, page 21, Table 21, page 44, and Table 44, page 69.</li> <li>Added new voltage range information to Table 28, page 50.</li> <li>Updated Table 32, page 59 to reflect changed timing parameter nomenclature.</li> <li>Updated Table 19, page 42, Table 20, page 43, Table 29, page 52, Table 30, page 56, Table 31, page 58, and Table 33, page 60. (Added new voltage range information and updated tables to reflect changed timing parameter nomenclature.)</li> </ul>

# **Notice of Disclaimer**

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.